Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Embaucher des Verilog / VHDL Designers

Filtrer

Mes recherches récentes
Filtrer par :
Budget
à
à
à
Type
Compétences
Langues
    État du travail
    26 travaux trouvés au tarif de EUR

    I need someone who can fix verilog code and run it in nexys 2

    €32 (Avg Bid)
    €32 Offre moyenne
    4 offres

    Este un proiect pentru facultate. Termenul este 17 mai 2021. Cerința detaliată a proiectului este în imagine. Mi-ar trebui documentația care să cuprindă cutia neagră a circuitului, descompunerea în Unitate de control și Unitate de Execuție, o listă cu resursele pe care le voi volosi (ex: generator de numere aleatoare), organigrama, implementare in VHDL și o schema logică pentru că prez...

    €70 (Avg Bid)
    €70 Offre moyenne
    1 offres

    I need someone who can fix verilog code and run it in nexys 2

    €15 (Avg Bid)
    €15 Offre moyenne
    3 offres

    SECURED PORTABLE ECG MONITOR FOR HIGH SENSITIVE PATIENT DATA PROTECTION USING AES ALGORITHM I need an AES encryption and decryption in C . Then I need to apply in FPGA to encrypt and decrypt an ECG signal data The input data will be an ECG signal ya Advanced Encryption Standard coding in C programming

    €17 (Avg Bid)
    €17 Offre moyenne
    1 offres

    SECURED PORTABLE ECG MONITOR FOR HIGH SENSITIVE PATIENT DATA PROTECTION USING AES ALGORITHM I need an AES encryption and decryption in C . Then I need to apply in FPGA to encrypt and decrypt an ECG signal data The input data will be an ECG signal ya Advanced Encryption Standard coding in C programming

    €8 - €25
    €8 - €25
    0 offres

    Hi, I've the report and coding with further instruction. The freelancer needs to make the video of software simulation Video of State Machine Implantation; FPGA vs Microcontrollers in keil software ( [se connecter pour voir l'URL]) Let me knock expert freelancer to get the job.

    €170 (Avg Bid)
    €170 Offre moyenne
    4 offres
    System Verilog Project 5 jours left
    VERIFIÉ

    Need a block diagram implemented in system verilog. All modules have been included in the zip file. The file [se connecter pour voir l'URL] needs to be completed. There is also a testbench [se connecter pour voir l'URL] included and a do file [se connecter pour voir l'URL] to run in modelsim. Check [se connecter pour voir l'URL] for full information.

    €84 (Avg Bid)
    €84 Offre moyenne
    4 offres
    Ether Bitstream software 5 jours left
    VERIFIÉ

    I am looking for someone who can design FPGA mining bitstreams . I'm looking for someone who can work with me long term . This is a very serious project. Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest prio...

    €1065 (Avg Bid)
    €1065 Offre moyenne
    4 offres
    VHDL tutorial 5 jours left
    VERIFIÉ

    I need someone to help me explain some concepts on VHDL

    €67 (Avg Bid)
    €67 Offre moyenne
    8 offres

    I need help in Designing a full adder circuit to add octal digits. I will send more details in chat.

    €34 (Avg Bid)
    €34 Offre moyenne
    2 offres

    Make a binary adder that has a dividend of 8 bits, divisor of 4 bits, quotient of 4 bits and remainder of 4 bits. Must be long division by subtracting and shifting. Must also have a testbench that outputs the results asked for in the .pdf file.

    €21 (Avg Bid)
    €21 Offre moyenne
    8 offres

    I need the help of someone who could help me propose and implement an algorithm using constraints programming methods that supports formal verification of digital models that can be used on hardware models in c Precisely or VHDl,verilog, e.t.c, and also i will need a report proposal on this to get it approved its quite urgent please, your help would be highly appreciated

    €41 (Avg Bid)
    €41 Offre moyenne
    4 offres

    I need your help to Design a full adder circuit to add octal digits using VHDL.I will provide you more details in chat.

    €33 (Avg Bid)
    €33 Offre moyenne
    5 offres

    Looking for an experienced fpga engineer to help me get going with Verilog and just basic fpga planning, resource allocation , memory controllers, ip use. Multiple sessions [Removed by Freelancer.com Admin for offsiting - please see Section 13 of our Terms and Conditions] maybe 3 times a week 1 hour per session

    €16 / hr (Avg Bid)
    €16 / hr Offre moyenne
    6 offres

    VHDL , QUARTUS , MODELSIM ALTERA, QUESTASIM, UP DOWN COUNTER , COUNT ZERO COUNTER, CLOCK GENERATOR, RGB CONTROLLER. STATE MACHINE ...

    €123 (Avg Bid)
    €123 Offre moyenne
    10 offres
    VGA interface using VHDL 3 jours left
    VERIFIÉ

    I want to have a logo in different colors on the VGA monitor.

    €3 / hr (Avg Bid)
    €3 / hr Offre moyenne
    3 offres

    I need Verilog Expert for explanation of a small task. further detail in inbx

    €10 (Avg Bid)
    €10 Offre moyenne
    10 offres

    I have a ASIC SHA256 BTC miner project that was started and is about 80% to 90% complete. The main control board was done with Xilinx chip and the hash boards use ASICs Current Work that needs to be DONE: 1. Check of all PCB to make sure correct? Was notified from manufacture that there is traces that go nowhere 2. Complete Xilinx firmware to work with the ASIC chips. Data sheet is available fo...

    €2390 (Avg Bid)
    LDN
    €2390 Offre moyenne
    11 offres

    Hi, I have an accelerometer (I2C) and I want to read it and print the output on the terminal through UART. The code must be written in Verilog or SystemVerilog targeting Xilinx FPGAs. It will be tested in a Digilent Cmod A7.

    €43 (Avg Bid)
    €43 Offre moyenne
    4 offres

    Project on VHDL using Xilinx Vivado. Need some one expertise on Digital Design using Xilinx Vivado.

    €50 (Avg Bid)
    €50 Offre moyenne
    6 offres

    debuging existed code in verilog, just help me to edit tiny part

    €27 (Avg Bid)
    €27 Offre moyenne
    8 offres

    My project is verification of i2c master core using system verilog

    €31 (Avg Bid)
    €31 Offre moyenne
    2 offres

    My project is verification of i2c master core using system verilog

    €7 - €17
    €7 - €17
    0 offres

    Hello All, I need to develop a project with Quartus 2019.1 software tool. I need to create a schematic based design approach for DE2-115 evaluation module. Hardly 2Hour job. Please bid if you're completely aware of the design flow with Quartus 2019.1 software. Having DE2-115 evaluation module will be added advantage.

    €11 (Avg Bid)
    €11 Offre moyenne
    1 offres

    Please send message dor details.

    €25 (Avg Bid)
    Garanti
    €25
    5 propositions
    ASIC Verification Engineers 28 jours left
    VERIFIÉ

    Seeking full-time experienced ASIC Verification Engineers for an ongoing project (12 months+) Essential requirements: Knowledge of at least one industry standard protocol like Ethernet, PCIe, MIPI, USB, AMBA or similar. Ability to update testbench components like reference model/SB, drivers and monitors. Team player with excellent interaction skills. Perl/shell scripting is a good to have. ...

    €12 - €20 / hr
    Scellé LDN
    €12 - €20 / hr
    23 offres