(2) Random Examples must be created using System Verilog. The Examplesmust be simulated (Model Sim) and synthesized (SynplifyPro).
Example figures attached. Results should be attached as a jpg or pdf.
Hi
I have been working on Verilog-VHDL and Xilinx and Altera FPGAs by more than 6 years.
Please let me know if the requirement is still there I can work on it.
Thanks
$20 USD en 1 jour
4,8 (33 commentaires)
6,1
6,1
2 freelances proposent en moyenne $25 USD pour ce travail
Hello,
I am an electronic engineer with more than 6 years of expereine in system verilog programming and FPGA designs. I can easily do these cirucits simulated and synthesized and send to you.
Looking forward to hearing back from you.
Thank you
Anusha