Fermé

SystemVerilog and UVM.

4 freelances font une offre moyenne de 8056 ₹ pour ce travail

raulbehl

Hey! Please check my reviews and profile to know more about me and my work. It’d be great if I could help you out!

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 30 jours
(77 Commentaires)
6.1
moaazkh96

hi, I am a senior digital design engineer, I have a wide knowledge in digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE and Quartise. I am an online tutor in digital design and syste Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 7 jours
(6 Commentaires)
3.3
suryanil

Experienced Verification Engineer with 6years of experience. Expertised in SV and UVM. Please contact me to discuss details of my teaching plan along with projects.

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 30 jours
(0 Commentaires)
0.0
amit20112011

Hi, I have 8+ year of experience in system Verilog and UVM. I will teach you the basics with clear concepts and simple examples. You can take one demo first and then you can decide. Thanks, Amit

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 30 jours
(0 Commentaires)
0.0