• All the coursework has to be done in VHDL. Coursework handed in using another language will be
marked as zero.
• Coursework must be typeset.
• Never use screenshots or photograph of code in your coursework. Typeset code within your
coursework report using a monospace font (e.g. courier new).
• Never use photographs of waveforms in your coursework. Use a proper screen capture tool to include
a high resolution screenshot in your coursework.
• The FPGA board is not required for this coursework
• Vivado is not necessary for this coursework (syntax errors will not penalise the evaluation).
Hi,
I am Mtech graduate from IIT Roorkee and working on Hardware Description Languages Verilog and VHDL for the past 3 years. I have done many Digital system design projects using RTL design and FSM and had a working experience on FPGA boards. This is going to be my 30th project in freelancer and i promise to deliver the best as per your need in short time. You can refer to my portfolio item "sequence detection 101" designed using FSM and "Verilog code and VHDL code" written at https://www.freelancer.com/u/vinendra77
Thank you
Hello,
I hove gone through the job posting then understood the requirements and very much interested to work with you .
I have five plus years of experience in verilog/vhdl. I have successfully finished multiple projects in verilog/vhdl.
I can help you with my experience and provide you good results.
For more details please go through my profile.
I hope we will work together.
Regards,
Yakub
Hi dear,
I am master graduated in VLSI design and Embedded systems and also had 3 years of experience in developing algorithm especially mathematical functions, digital circuits and signal processing algorithm in verilog/VHDL and all these I can develop in matlab.
So can you please initiate chat for discussion on your problems.
Heloo you.
I already read descriptions of your project.
I think it very exciting . With 5 years experience design and code for FPGA board .Can i join with you to do this project?.
please contact with me if you need any thing that useful for you.
Thanhs for watching my bid.
Hi
We have 15 years of experience in developing design, verification using Verilog, VHDL and System Verilog. Expertise in FPGA Validation using Xilinx FPGA boards.
Thanks