Fermé

VERILOG Files

I have some verilog files I need some work on. In the attached folder there is a verilog project called keyboard_top which is a SP/2 decoder for the arrow keys on a keyboard. I need the output from the arrow keys to be changed from individual outputs to one output as a 3 bit. (001 for up, 011 down, 101 right, 110 left.). Then I need the 3 bit output to be concatenated to a 16 bit value. There is a text file called keyinflop that has a 16 bit concatenation that can be used.

Then make sure all modules are being instantiated in the keyboard_top module.

I need a test bench to make sure it is working

Then I need that keyboard_top connected into the maze3710 project. Instanuate it in the VGAProcessor module and connect the 16 bit concatenated arrow key output value to the keyIn

Compétences : Verilog / VHDL

en voir plus : convert text file rss files, joomla install modules move files, read text file files, sort lines files visual text file, check files vbs text file, vbs find files text file, as3 scroling right left text file, combine text files single text file visual basic, electronics test bench verilog, embed files rich text file visual basic, vb script compare text files store difference text file, mux test bench verilog, verilog test bench usb, explicit formula 100 101 110, test bench code verilog framer, explicit formula sequence 101 110 111, find explicit formula sequence 100 101 110 111, break text file multiple files, rename files in a folder

Concernant l'employeur :
( 3 commentaires ) Sandy, United States

Nº du projet : #22407805

8 freelance font une offre moyenne de $122 pour ce travail

ahmedmohamed85

Dear sir I have more than 10 years experience in digital design using verilog please check my profile also please message me so that we can discuss

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(390 Commentaires)
7.8
Fpgageek

Hi I have been working on Verilog-VHDL and Xilinx and Altera FPGAs by more than 6 years. Please let me know if the requirement is still there I can work on it. Thanks

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(12 Commentaires)
4.8
olaideejiwole

Hello sir/ma, I'm interested in taking this task up for you. I am an Electrical Engineer with a masters degree and I have high proficiency knowledge in FIRMWARE: FPGA firmware in VHDL and Verilog for Altera/Actel/Xilin Plus

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(0 Commentaires)
0.0
FSEVE

Electronics Engineer with experience in large scale complex systems development with practicing in Verilog, SystemVerilog and Programming Firmware, C, C++. Let's Discuss further.

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 10 jours
(0 Commentaires)
0.0
schoudhary1553

Hello, I have gone through your job posting and become very much interested to work with you. I am an expert in this field. I have already completed several projects like this. For evidence you can see my profile. Pl Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 7 jours
(0 Commentaires)
0.0
Intel1994

I have much experience in device manufacturing such as PIC, Arduino, STM-series(ARM), FPGA,CPLD,etc. I love Math & Physics. Using FPGA based on Verilog/VHDL Language, I completed several projects including Synchronizat Plus

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(0 Commentaires)
0.0
Psypi21

Hi I have experience in RTL Design . I can provide you with the verilog code and testbench. Also has an experience in SoC integration. Will deliver the complete design in time

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 2 jours
(0 Commentaires)
0.0
%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(0 Commentaires)
0.0