Fermé

Optimization of QPSK using VHDL onto FPGA

5 freelances font une offre moyenne de 11000 ₹ pour ce travail

(473 Commentaires)
8.0
moaazkh96

Hi, I am a senior digital design engineer, I have a broad knowledge of digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE, and Quartise for FPGA, using DC, ICC, and prime-time for ASIC. Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 7 jours
(30 Commentaires)
4.7
senthilps3

Hi I am vhdl expert for digital hardware design in dsp, data path, arithmetic and communication related circuits. Recently i completed the project that are in those domains for free lancer. You can check my profile and Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 7 jours
(8 Commentaires)
2.8
msegura2021

I have experience in SDR and Matlab HW in the loop with Xilinx FPGA. I proposed to run simulation in Matlab and the implement a test code with HDL coder. After that the QPSK mod/demo could be optimized for the specific Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 10 jours
(0 Commentaires)
0.0
rahul090192

Hi, I have done two projects based on Radio. Which included QPSK/QAM 2Mbps/4Mbps waveforms. So I can do it asap.

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 7 jours
(0 Commentaires)
0.0