Fermé

Dc motor pwm , vhdl using fpga

5 freelances font une offre moyenne de 32 $ pour ce travail

ExpertSoul

I am a senior digital design engineer, I have a wide knowledge of digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE and Quartise for FPGA. And DC, ICC and prime-time for ASIC.

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(2 Commentaires)
3.6
(4 Commentaires)
3.4
yanatejaip5s

I have a lot of experienced in doing RTL Design with Verilog and Verification as well. I used to work as a Researcher at the OFDM Transciever group to make a lot of IP Core or module with Verilog such as Convolution En Plus

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(3 Commentaires)
3.0
ghaziaoussaji

Hi, I am an electrical engineer and microelectronics is my major. My work experience includes two years as FPGA engineer. My duties include writing VHDL designs , implementing new features and functionalities such a Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 7 jours
(0 Commentaires)
0.0
mondiprashanthk3

I am having good knowledge in VHDL coding and xilinx sdk code. Good knowledge in FPGA design. Good knowledge in writing test bench and simulations

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 3 jours
(0 Commentaires)
0.0