FFT Radix4 implementation on FPGA Virtex 5 XC5VLX50T

Good afternoon, I am doing a project where I have to implement the FFT RADIX 4 code in an FPGA, in addition to implementing a FFT Logicore Radix4 in the same FPGA. I am looking for someone who can explain how to correctly declare the ports in the FPGA. The codes that I already have it. I need a person that it's expert in FPGA.

Compétences : Verilog / VHDL, FPGA, Microcontrôleur, Génie Électrique

en voir plus : translation english russian good afternoon, circular buffering fpga virtex, english russian good afternoon, wallace tree multiplier implementation fpga, good voice accent need job, fpga virtex ii pro game, good ebay helper need, matlab project implementation fpga, fft hardware implementation, usb implementation fpga, fft vlsi implementation project report, depending time good afternoon, translate 5 pages in several laguages need to be done by human only not software, 3.12 speeding on the i 5 part i, what are the project's' npv assuming the wacc is 5 10 15, 5 things that do not need to be cited or documented, good afternoon gif for whatsapp, good afternoon meaning

Concernant l'employeur :
( 0 commentaires ) Loja, Ecuador

Nº du projet : #29466562

6 freelances font une offre moyenne de 87 $ pour ce travail

(470 Commentaires)

hi, I am a senior digital design engineer, I have a wide knowledge of digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE and Quartise for FPGA. and DC, ICC and primetime for ASIC. I wi Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 7 jours
(24 Commentaires)

hi, I'm senior FPGA Design Engineer qirh vast experience in FPGA Designs with verilog, VHDL and SystemVerilog using Xilinx Design tools. i have worked on similar FFT based project. i can hwlp you in this project. pleas Plus

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(23 Commentaires)

Hello, I am an FPGA expert and i can help, please contact me to discuss more details

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 7 jours
(11 Commentaires)

Dear sir, I am a digital design engineer expert in FPGA and ASIC design flows using Verilog and VHDL programming. Also, I am experienced with Vivado, ISE, Vivado IPs, SDK, Quartus, DC Compiler, ICC and others. Please Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 3 jours
(5 Commentaires)

I had the ip fft. I develop the ip on altera fpga kit. The delivery include: rtl code- veeilog, fpga system.

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 3 jours
(0 Commentaires)