Find Jobs
Hire Freelancers

Development of PCIE and Other Protocol Verification Components

$300-350 USD

Complété
Publié il y a environ 3 ans

$300-350 USD

Payé lors de la livraison
Job Description :- Develop Verification Component of PCIE and other protocol devices including Generators, Transactors, Drivers, Transmiter, Receiver and Transmit and Receive Packet Classes. Build Simvs, and develop and Run test-cases using these components. Detailed Requirement :- 1) Preference - Junior 0-4 years of experience engineer or senior around 10 plus years of experience. Experience either in RTL Design or TB/Verification. 2) Experience in VLSI - ASIC/FPGA design with following skillset - a) Verilog, System Verilog, b) Perl, Bash, Make c) working in Unix/Linux Environment and Vim/gvim 3) Following are domain expertise - a) For junor engineers - Intermediate to efficient capability in skillset above. Added advantage is experience in RTL-design and/or verification experience of small to medium sized blocks. b) For senior engineers that have design exposure - experience in building microarchitecture, developing RTL code/bug fixes for decent size of module. c) For senior engineers that have verification exposure - experience in building System Verilog based Testbench development experience, building a testplan. d) Overall exposure to switch, arbitration, ordering, coherency, PCIe etc is added advantage. 4) Soft skills - a) For junior engineers - interest in learning the design/verification as one of primary interest of freelancing alonside earning money b) For junior/senior engineers - passion to explore new domains and happy to solve tough problems. c) For junior/senior engineers - have good energy to finish work in a timely manner, attention to details and humility to learn from right feedback. 5) Time Availibility - a) Desirable to have at least 10-15+ hours per week for the work. b) Able to support next 1-2 months minimum. Who can Apply :- 1) Fresher/junior engineers looking for an opportunity. 2) People looking for training/upscaling in the domain can apply. 3) People looking to explore in-depth from scratch ASIC design can also apply. Benefits :- 1) Opportunity to work in complex ASIC product design from scratch. 2) Opportunity to learn alongside experienced and passionate engineers. 3) Monthly Stipend/Remuneration. 4) Facility to work remotely.
N° de projet : 29480854

Concernant le projet

3 propositions
Projet à distance
Actif à il y a 3 ans

Cherchez-vous à gagner de l'argent ?

Avantages de faire une offre sur Freelancer

Fixez votre budget et vos délais
Soyez payé pour votre travail
Surlignez votre proposition
Il est gratuit de s'inscrire et de faire des offres sur des travaux
Décerné à :
Avatar de l'utilisateur
Hi I am a design verification engineer with one year of experience in HDL languages such as Verilog and system verilog. I have used UVM as verification methodology in order to create testbenches for various designs. Looking forward to chat with you about this opportunity.
$325 USD en 7 jours
0,0 (0 commentaires)
0,0
0,0
3 freelances proposent en moyenne $317 USD pour ce travail
Avatar de l'utilisateur
hi, i have 1 year exprince with verilog,system verilog and UVM. with extensive work with scripting. i can work 10-15+ hours a week and can totally give ou complete support for the duration of project. regards umang
$325 USD en 7 jours
5,0 (1 commentaire)
1,0
1,0

À propos du client

Drapeau de INDIA
Kolkata, India
0,0
0
Méthode de paiement vérifiée
Membre depuis oct. 22, 2020

Vérification du client

Merci ! Nous vous avons envoyé un lien par e-mail afin de réclamer votre crédit gratuit.
Une erreur a eu lieu lors de l'envoi de votre e-mail. Veuillez réessayer.
Utilisateurs enregistrés Total des travaux publiés
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Chargement de l'aperçu
Permission donnée pour la géolocalisation.
Votre session de connexion a expiré et vous avez été déconnecté. Veuillez vous connecter à nouveau.