Fermé

12/24 hr clock implementation in VHDL

6 freelances font une offre moyenne de 25 $ pour ce travail

(488 Commentaires)
8.1
(25 Commentaires)
4.4
ayasaad234

Hello, I am Digital Design Engineer. I am working on vivado tool, diamond tool , modelSim and libero. I have knowledge in verilog ,VHDL language and using it in many projects. I am looking forward to working with y Plus

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(2 Commentaires)
1.5
Sbehjoo

Hi I have M.Sc. in Digital Electronics and we've been working for the last two years in the field of digital circuit design using VHDL and verilog . We also use ISE, vivdo modelsim to perform simulations. we can talk b Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 5 jours
(1 Évaluation)
1.3
BehicErdem

Hi there I am expert at coding verilog/VHDL. I can design the clockmodule as your descriptions in a days even in hours. Lets chat and discuss the details.

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 7 jours
(0 Commentaires)
0.0
akifakkaya1

I am Digital Design Engineer with 5 year expereince that focused on RTL design and verification. It is very simple project for me. I can help you for your project with [login to view URL] can talk details together.

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(0 Commentaires)
0.0