Fermé

PTT from ECG and PPG

3 freelances font une offre moyenne de 54 $ pour ce travail

moaazkh96

Hi, I am a senior digital design engineer, I have a broad knowledge of digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE, and Quartise for FPGA, using DC, ICC, and prime-time for ASIC. Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 10 jours
(30 Commentaires)
4.7
(2 Commentaires)
2.8
trlanyusifov21

hello my brother I can do this at a high level. I say with all sincerity. I will do it for free because it is the first my work, God willing. just want is enough. Please write to me

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(0 Commentaires)
0.0