Fermé

Vhdl code for radix comparator

6 freelance font une offre moyenne de ₹2640 pour ce travail

athulb

Hi, I'm a VHDL developer, I can help you in solving your problem.I can solve RTL syntax error, timing error, pulse missing, etc.  Please contact me for further information. 

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 7 jours
(8 Commentaires)
3.2
Miguelbucio

Hi I’m an expert in vhdl design and I’m interested in your project Send me a message to discuss the details

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 2 jours
(5 Commentaires)
2.5
vinendra77

Hi, I am Mtech graduate and working on Hardware Description Languages Verilog and VHDL for the past 3 years. I have done many Digital system design projects using RTL design and FSM and had a working experience on Xili Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 2 jours
(4 Commentaires)
2.4
moaazkh96

hi, I am a senior digital design engineer, I have a wide knowledge in digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE and Quartise. I will provide you a professional report about y Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 7 jours
(5 Commentaires)
1.9
asd123e

i have a masters degree in electrical engineering and many years experience in the design of software tools for circuits design, i worked as lecturer in computers science department teaching logic design, computer arch Plus

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% INR en 1 jour
(0 Commentaires)
0.0
cnocetegarcia

Hi! I am Carlos, a young Systems Electronics Engineer. I am sure I can help you with this project because of my experience in this kind of designs. Some of my main skills are: • Digital systems design with VHDL. • Emb Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 7 jours
(0 Commentaires)
0.0