Closed

Verilog / VHDL PCI Design

Design PCI devices, with following specifications:

1. Design PCI arbitration logic for initiator 1 and initiator 2 on PCI Bus

2. Design the initiators and targets that can perform following cycles

3. Design all the signals required

4. Initiator1 and target1 are same devices

5. Initiator2 and target2 are same devices

6. Initiator 1 is higher priority and gets the 1st grant.

more details in attachment

PCI-clocks is 33 MHZ

Points to be evaluated

1. Simulation results

2. Test bench and code

Compétences : Ingénierie

en voir plus : pci vhdl, vhdl pci, pci verilog, pci verilog design, pci design vhdl, pci design example verilog, vhdl pci code, verilog pci design, vhdl pci bus code, pci arbitration verilog, bus pci verilog, pci code vhdl, pci post vhdl, pci verilog free, pci code verilog, vhdl and verilog, verilog code pci initiator, arbitr pci verilog code, bus arbitrator fpga verilog, free arbitrator system verilog code

Concernant l'employeur :
( 0 commentaires ) nocity, Afghanistan

Nº du projet : #330227

3 freelance font une offre moyenne de $85 pour ce travail

arunkumarvlsi

Will be providing the Code in Verilog in the time specified.

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 15 jours
(0 Commentaires)
0.0
tipu04

I can do this project , i will do it in vhdl . Just wanted to know , it has to be done on altera FPGA or xilinx .

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 10 jours
(0 Commentaires)
0.0
FPGACoders

Hello there, We would like to introduce ourselves as a team for the FPGA coding, under taking many such challenges. As a new member of this website we have minimised the bid amount. We would appriciate an opertunity Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 14 jours
(0 Commentaires)
0.0