Design an electronic dice game (Craps in the United States). The game involves two dice, each of which can have a value between 1 and [login to view URL] counters are used to simulate the roll of the dice. Each counter counts in the sequence 1, 2, 3, 4, 5, 6, 1, 2,… Thus, after the “roll” of the dice, the sum of the values in the two counters will be in the range 2 through [login to view URL] rules of the game are as follows:
• After the first roll of the dice, the player wins if the sum is 7 or 11. The player loses if the sum is 2, 3, or 12. Otherwise, the sum the player obtained on the first roll is referred to as a reference point, and he or she must roll the dice again.
• On the second or subsequent roll of the dice, the player wins if the sum equals the reference point, and he or she loses if the sum is 7. Otherwise, the player must roll again until he or she finally wins or loses.
8 freelance font une offre moyenne de €59 pour ce travail
Dear sir I have more than 10 years experience in digital design using vhdl and verilog please message me so that we can discuss
Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I a Plus
hi i am an European freelancer having 5 years of experience on fpgas using VHDL and verilog. lets discuss the details in chat.
I expertise in vhdl/verilog coding.. experience of 4years... I can do your work with 5 days.. and I have good experience in hdl languages...logics development...I done lot of hdl logics developments in my 4 years
Hi! I believe I understand what you need. I have done several Verilog/VHDL design projects which are either implemented in FPGA or ASIC for the past 10 years. I worked in a Semiconductor company before, and then beca Plus
I have experience in Basys 3 board. I can provide you perfect solution by Monday. I have worked before even though my profile is very empty.
Hi, I am FPGA design engineer with 6+ Years of experience. Major projects I worked are: * High speed data Transceivers. * JESD implementation * Video codec design * LTE/ 5G phy layers designing. My area of e Plus
Hello, I am a PHD student in University of Tehran, top rank in the country in digital electronics and hardware computer. I'm very good at HDL coding especially VHDL language. I also worked with HLS tools like Vivado-HL Plus