build a 256-line input priority encoder

Fermé Publié le il y a 5 ans Paiement à la livraison
Fermé Paiement à la livraison

I am looking for a simple priority encoder circuit design with 256 inputs

Génie Électrique Electronique Ingénierie Microcontrôleur Verilog / VHDL

Nº du projet : #17383255

À propos du projet

15 propositions Projet à distance Actif il y a 5 ans

15 freelances font une offre moyenne de 26 $ pour ce travail

ahmedmohamed85

Dear sir I have more than 10 years experience in digital design using vhdl and Verilog, please check my profile also please message me so that we can discuss best regards

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(487 Commentaires)
8.1
MeddahAbdellah

I will build it in one day in Multisim , I can also write you a VHDL code and run it in ISE. which can be tested on a dedicated chip.

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(8 Commentaires)
6.2
EverMaster

Sir, I am an experienced electronics engineer in a leading electronics company. I developed so many Embedded boards, FPGA boards, SoC boards, Microcontroller boards using ORCAD Cadence and written codes in C, VHD Plus

$100 USD en 2 jours
(8 Commentaires)
5.2
inspiredwhiz

Hello Sir/Ma’am It’s a privilege to know that you are going through my proposal. However, I would like if you can spend a little more time and check my portfolio as well. That’s how you can see what I can do for you Plus

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(17 Commentaires)
4.9
uptospace2018

Hello sir , i read the requirements , need more details from you , please feel free to contact with us ..

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(0 Commentaires)
0.0
SImahoJr

I have the skills needed! If you want simple and efficient (Power and response time) to your design. I am a Msc Student in Electronics Eng, I can do this quickly and efficient. I use proteus software for simulati Plus

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(0 Commentaires)
0.0
bull3ttrain

I have 7 years of front end design / verification experience working on complex designs. I have worked on 3 generations of on die graphics processors.

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(0 Commentaires)
0.0
AlaBek

I am a computer engineering master student, I have good experience in VHDL and digital electronics design.

$20 USD en 3 jours
(0 Commentaires)
0.0
goldduck28

New to freelancer designed a five stage pipelined risc processor so have good knowledge of verilog (HDL)

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(0 Commentaires)
0.0