Terminé

CPLD/FPGA and code to implement a truth table

1. Identify a good value and properly sized CPLD/FPGA and toolset (toolset needs to be relatively easy to configure) to accommodate the required functionality.

2. Develop the CPLD/FPGA code. The device needs to take as inputs a set of states (from a microcontroller so either as an I2C command or as a 3 digital input code, along with 3 digital inputs - alarms). The device then needs to set 11 outputs based on a 4 input truth table.

3. A basic schematic for implementing the hardware, preferably in Altium.

Compétences : Electronique, Logiciels Embarqués, FPGA, Microcontrôleur

en voir plus : code searching updating table, code implement ipaper document website php, truth table generator using visual basic, implementation video processing fpga code, code excel type table website, access table list states, php code implement login, table zipcodes states mysql, code implement captcha java application, php code show mysql table web page, div javascript code implement plus minus collapse expand, php source code school time table, mysql code ipn info table, vb60 source code school time table, html code adding bullets table, project fpga code, code implement log file gui, sample code dynamically add table access vbnet, ad converter fpga code, fpga cpld verilog code

Concernant l'employeur :
( 14 commentaires ) Warracknabeal, Australia

Nº du projet : #17767376

Décerné à:

fjot

This offer is based on given requirements: 6 inputs -> LUT -> 11 outputs, no internal state machine, minimal deviation from original given requirements. A CPLD (e.g. Lattice or Microchip) based solution with the foll Plus

%selectedBids___i_sum_sub_4% %project_currencyDetails_sign_sub_5% AUD en 1 jour
(0 Commentaires)
0.0

17 freelance font une offre moyenne de $172 pour ce travail

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 10 jours
(201 Commentaires)
7.2
loi09dt1

A highly-skilled FPGA engineer with 6+ years experience and hundreds of FPGA/Verilog/VHDL projects using Xilinx/Altera FPGA Design Tools and Digital Logic Design using LogiSim/CEDAR. An FPGA/Verilog/VHDL Codementor and Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 3 jours
(92 Commentaires)
6.4
ircrashed

Hello I have got your job posting “CPLD/FPGA and code to implement a truth table” and I am very much interested to work in your project. I am a circuit designer and have more than 5 years experience of working w Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 7 jours
(25 Commentaires)
5.1
hayat38402

hi brother How are you doing We have gained good experience in this field and we can provide you Good quality work. Kindly send me a message so that we can start a discussion thanks

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 3 jours
(6 Commentaires)
4.4
eopskzs

I have extensice knowledge in digital design with VHDL. I have designed many PCBs up to date. As part of this bid I'll do the listed milestones, naming the cpld, coding for the required function and drawing a schematic Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 10 jours
(1 Évaluation)
3.2
zigmarrs

The details need to be discussed! Cheers, Zigmars

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 14 jours
(2 Commentaires)
2.9
akilan013

Hi, I read you project description and would like to work with you on this project. I am an electronic engineer and embedded systems developer. You may check my profile to know more about me and my past projects Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 3 jours
(7 Commentaires)
2.8
waqarshah687

Send me more details and let's discuss this project. I've quite an experience with FPGA and microcontrollers. So I hope I can help you in this project

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 10 jours
(1 Évaluation)
2.5
%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 5 jours
(1 Évaluation)
2.0
RKY18

Hello. After reading over your project this looks like a perfect fit for my skill sets. I have 10+ years of FPGA/CPLD and Verilog/VHDL expericece. I had designed 256-to-8 encoder using FPGA (Altera cyclone II) and Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 7 jours
(3 Commentaires)
2.0
ElectPro1985

Hi, I read your job posting most carefully and very interested in that. CPLD/FPGA is ideal device for development digital signal processing and high speed system. Also if we use CPLD for our system, we can protect Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 3 jours
(1 Évaluation)
1.5
khanjzthanjzt

Greetings, I have read the project description and understand the requirements you need. Having more than 5 years experience in in Electrical project i.e. CPLD/FPGA, Altium. Allow me to complete this project with perf Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 3 jours
(0 Commentaires)
1.5
ccaplan

Hello, I would like to apply to this job but I fail to identify why you need an CPLD/FPGA for that. Would you mind to give more details on the derived application. Best Regards, Cairo

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 3 jours
(1 Évaluation)
0.0
%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 10 jours
(0 Commentaires)
0.0
%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 5 jours
(0 Commentaires)
2.8
letsmakefritos

Good afternoon, I would like to know what kind of driver you would like to use and if you can tell me what the logical prose

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% AUD en 10 jours
(0 Commentaires)
0.0