Fermé

Asic verification

Mission de vérification front end digital pour microélectronicien ayant une expérience en SystemC et/ou Specman.

Le projet a lieu en région Rhône Alpes de septembre à décembre 2015;

Compétences : Electronique, Microcontrôleur, Verilog / VHDL

en voir plus : asic design verification interview, java verification fpga asic, le projet plait traduction, asic verification freelancer, asic design verification freelancer, projet r, freelance asic verification, vhdl verilog asic vlsi fpga verification

Concernant l'employeur :
( 0 commentaires ) France

Nº du projet : #8102637

3 freelance font une offre moyenne de €5370 pour ce travail

zarnescugeorge

Hello! If you prefer Modelsim simulation I can help you with that! Send me a message to talk more about your project! Have a nice day!

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% EUR en 31 jours
(61 Commentaires)
5.3
kamranbabarnust2

Hi, I had done MS in Digital Design. Also I had several years of experience in the field of FPGAs, Embeeded System and ASIC Design. I had worked on different ASIC design steps including verification and testing usin Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% EUR en 30 jours
(4 Commentaires)
3.9
anaplayer

A proposal has not yet been provided

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% EUR en 30 jours
(5 Commentaires)
2.3
bhaskar1965ind

I am Electronics Graduate - Industrial Electronics & Instrumentation Experience 25+ Years Product Design & Development Brainstorming & Creativity Re-Engineering Reverse Engineering are my skills Embedded Systems & Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% EUR en 30 jours
(0 Commentaires)
0.0