Closed

FPGA Implementation of FIR filter

1. FIR design and simultion in Matlab.

2. Implement in FPGA(Xilinx Virtex-6 LX240T) and inter-connect with other logic blocks.

3. define registers for FIR filter and gain setting such that user can download filter co-efficients and gain settings through software to FPGA.

Compétences : Génie Électrique, FPGA, Matlab and Mathematica, Verilog / VHDL

en voir plus : vhdl code for fir filter fpga, fir filter design using fpga, digital fir filter on fpga, fir filter matlab, matlab code linear phase fir filter, matlab program low pass fir filter, matlab fir filter dont work, 2008 day fir filter steps design, design linear phase fir filter windowing matlab, matlab fir filter project, design fir filter using matlab, code matlab design fir filter, linear phase fir filter design using windows matlab, fir filter using matlab, feedback fir filter matlab code, design fir filter matlab, matlab fir filter

Concernant l'employeur :
( 0 commentaires ) Singapore

Nº du projet : #15825751

20 freelance font une offre moyenne de $1027 pour ce travail

ahmedmohamed85

Dear sir I have more than 10 years experience in digital design using FPGA, also i already have the Vertix6 ML605 development board, please message me so that we can discuss Best regards Stay tuned, I'm still working Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 3 jours
(363 Commentaires)
7.7
uetian09ee506

hello I can design FIR filter for you

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 3 jours
(261 Commentaires)
7.2
hmramezani

Hello I am an experienced freelancer with good reviews please check my page for more information Relevant Skills and Experience MATLAB c cpp verily vhdl

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% SGD en 1 jour
(133 Commentaires)
6.9
loi09dt1

A proposal has not yet been provided

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 7 jours
(128 Commentaires)
6.6
%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 20 jours
(91 Commentaires)
6.1
saied2017

A proposal has not yet been provided

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 20 jours
(35 Commentaires)
5.3
%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 20 jours
(34 Commentaires)
5.4
nodinh325

Hi, I am professional in filter design. I have good experience in FIR design and simultion in Matlab. I can do this project perfectly. Thanks. Relevant Skills and Experience I designed many filter designs. Proposed M Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 10 jours
(18 Commentaires)
4.7
schoudhary1553

Greetings sir, i am an expert freelancer for this job and your 100% satisfaction is assured if you allow me to serve. Relevant Skills and Experience I have more than 5 years of experience with excellent knowledge in E Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 12 jours
(15 Commentaires)
4.7
eopskzs

I have extensive knowledge in digital design and VHDL. I have worked with several Xilinx FPGA families including the Virtex6. As part of this project I will deliver Matlab code, matching VHDL code and simulation. RTL Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 20 jours
(2 Commentaires)
4.1
Dyumnin

This is a Bid for 1> Design of an FIR Filter as per specification, 2> It's implementation on an FPGA and 3> Hook up with other peripherals in the FPGA. Relevant Skills and Experience ~20 years of experience in Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 10 jours
(3 Commentaires)
4.1
%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 20 jours
(15 Commentaires)
4.2
mze5583fac62088c

Hello there, my name is Zeeshan. I would love the opportunity to assist you in developing FIR filer in MATLAB Simulink and Verilog to run in FPGA. Relevant Skills and Experience I am MS Electrical Engineer. I have rec Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 20 jours
(18 Commentaires)
4.4
ubtblr

Please refer to [login to view URL] for our expertise, experience. We have domain expertise in DSP and FPGA design Relevant Skills and Experience DSP , Xilinx/Altera FGPA design, software development, hardware design Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 30 jours
(1 Évaluation)
2.5
henrikzilmer

We are expert in neural networks we have done design and coding in 1. MATLAB 2. LabVIEW 3 VHDL,Verilog 4. Micro controller coding 5. DSP,DIP [login to view URL] Relevant Skills and Experience We are expert in neural networks we ha Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 20 jours
(3 Commentaires)
2.2
edison4mobile

Hello how are you? I have experienced in FIR, and IIR using FPGA. I think if you hire me, I can do my best and can deliver high quality project to u. I am waiting for your positive reply here. Thanks Relevant Skills Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 20 jours
(1 Évaluation)
1.1
okjang127

Dear, Sir. I would like to tell you your project is very simple for me. very, very sensitive. If you contact me, I will be my best. Also i promise lower budget than bidding if you want. Relevant Skills and Experience Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 9 jours
(1 Évaluation)
1.1
iffi37

Hi I would love to do your task. If you hire me, i won't let you down. I can provide you all these things with unlimited revisions till the satisfactorily completion of [login to view URL] for your message .Thank you

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 12 jours
(1 Évaluation)
2.0
MATLABDeep0428

FIR design and simulation in Matlab- Already Implemented In MATLAB, Rest Will Provide As Per Your Requirement, More Details Over Chat Waiting For Reply Relevant Skills and Experience Working On MATLAB Platform Since 2 Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 5 jours
(0 Commentaires)
0.0
hammadsamikhan

I am 4 years experienced in FPGA Ip core developement and good in translating matlab code to fpga

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% SGD en 10 jours
(0 Commentaires)
0.0