I would now like to take our previous project to the next step:
-Separate the logic into 2 separate devices, a Xilinx XC2C64A and an XC2C32A.
-Increase the baudrate to at least 4Mbps. This may require a faster system clock, so we will discuss this. =]
I await your thoughts!