Fermé

I would like to hire a Verilog / VHDL Designer

I have 2 schemes. One with neuron and with genetic algorithm. I need to combine both to train this neuron via genetic algo. Using VHDL in ISE design suite 14.7. Here is [login to view URL] picture of two symbols that I want to combine(gen - genetic algorithm with build in neuron process, neur4sigm - neuron with sigmoid func). I need to train this neuron with this alforithm. You can modify inputs to 3 or 4 it's up to you. I want that this genetic algorithm train my neuron and return expected results(nout port inside gen). Also, For the future purposes I want that we can add not only one neuron but whole neural nets(ex: 3-4-1).

Compétences : Computer Science, FPGA, Verilog / VHDL

en voir plus : i would like to hire an it designer, i wanna hire a web designer, I would like to hire a photoshop designer, I would like to hire a Website Designer, I would like to hire a Graphic Designer , I would like to hire a presentation designer, i would like to hire a logo designer, I would like to hire a photoshop designer, I would like hire a solidworks designer, I would like to hire a Solidworks Designer, I would like to hire an AutoCAD Designer, I would like to hire a Packaging Designer, I would like to hire a Brochure Designer, I would like to hire a PowerPoint Designer, I would like to hire a Package Designer, I would like to hire a Photoshop Designer -- 3, I would like to hire a Graphic Designer -- 2, I would like to hire an Interior Designer, I would like to hire a web designer, I would like to hire a Product Designer

Concernant l'employeur :
( 0 commentaires ) Kyiv, Ukraine

Nº du projet : #19467604

5 freelance font une offre moyenne de $150 pour ce travail

sofiadubina99

Dear Sir. How do you do? I have seen your description very carefully and posting to you my idea. If you give me a chance to interview, I'll explain in more detail and I'll do my best for you. I will work hard and ha Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 10 jours
(1 Évaluation)
5.3
hayat38402

I am Excellent at the following:  Embedded C Programming.  VHDL/Verilog  Microcontroller like Arduino,RaspberryPi,FPGA, AVR, PIC and STM32.  IDEs like Keil MDK V5, ATmel studio and MPLab XC8.  IOT Technolog Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 5 jours
(5 Commentaires)
4.6
prakashddit

I got expertise of Verilog and VHDL since 4+ year of experience and also having knowledge of implementation of NN on FPGA. If you can share more details I do this project.

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 5 jours
(7 Commentaires)
3.7
ghadakdr

it seems that you already write the VHDL code for both. so I don't think that the problem is just to make top level for both. I think the problem is how they are communicating or connected? if this was the problem then Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% USD en 3 jours
(0 Commentaires)
0.0
sudarshanshenoy2

This feels like an easy task. Since you have trouble connecting them, I can write an interface for you.

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% USD en 1 jour
(0 Commentaires)
0.0