Terminé

VHDL project

Décerné à:

hemantmayatra

published 6 research papers on IEEE. Providing service in academic, project, training, coaching in VHDL, VerilogHDL since 2009. Experience of completing projects on Quartus, Xilinx, Modelsim, NIOS II. Worked on real Plus

₹166 INR / heure
(4 Commentaires)
1.8