Annulé

music player via touch screen

Design a NiosII based music player that allows the user to select the music via a touch screen. the player must satisfy thses requirements:

1. the touched images must be 64*64 pixel by 64 pixel each.( the type of lcd should be LTM)(vhdl code)

2. the player must have at least three music selections each in at last ten second long.

for the 3 songs, need to program the flash memory with the wav file which consist of 3 [url removed, login to view] songs should be 48 khz for each pice of music(C code)

3. Need to creat PLL (phase-lock-loop) to generate the 18.432 MHZ clock signal for the codec:(the vhdl code need for a component in the niosII system that contain a 128*32 first-In-First Out memory and wolfson WM8731 codec data interface.

fifo(altera dcfifo)

4. the top design need Wolfson WM8731 Codec Control interface with ( oprate as a slave device, two-wire serial control interface, sampling rate is 48 khz, stero outputs, left channel DAC data on the left and right channel DAC data on the right,data bit length 16 bits, MSB-first,left justified, left justifiedaudio interface mode)

. the player uses only the resources on DE2 board plus the touch screen LCD.

I have the part 4 code and part 3 code, the part 3 need small modified. the main part that I need the C code for the mp3 player read from the flash memory.

Compétences : Programmation C, Génie Électrique, Electronique, Microcontrôleur, Verilog / VHDL

Voir plus : top channel, ten second songs, ten second, serial programming, sampling design, programming resources, programming plus, programming loop, programming board, on top mp3, music for programming, music by design, loop programming, for loop in c programming, for loop c programming, flash player screen, c programming for loop, control 4 programming, component board, channel 4 programming, bit bits, 1 bits, touch screen lcd music interface, part channel, vhdl

Concernant l'employeur :
( 0 commentaires ) sherman oaks, United States

N° du projet : #1043329

3 freelance ont fait une offre moyenne de 400 $ pour ce travail

ugosoft

Hello . Good project love to do it

300 $ USD en 14 jours
(0 Commentaires)
0.0
stdcall

I would be glad to work on this project.

500 $ USD en 5 jours
(0 Commentaires)
0.0
nileshbpatel86

Hi, I have been worked in PLL verification in verilog. Myself has BTech degree in VLSI, I can do this work very efficiently and properly. I understood your requirement and would be pleasure to work with you. Rega Plus

400 $ USD en 15 jours
(0 Commentaires)
0.0