Fermé

technical content writer for the verilog, system verilog,uvm and ovm with project examples

12 freelances font une offre moyenne de 7620 ₹ pour ce travail

loi09dt1

Hi, I am a highly-skilled FPGA engineer with 6+ years experience and hundreds of FPGA/Verilog/VHDL projects using Xilinx/Altera FPGA Design Tools and Digital Logic Design using LogiSim/CEDAR. An FPGA/Verilog/VHDL Codem Plus

%bids___i_sum_sub_32% %project_currencyDetails_sign_sub_33% INR en 1 jour
(131 Commentaires)
6.6
raulbehl

Hello! I am a graduate in Electronics and Instrumentation Engineering from BITS Pilani Goa Campus, and am currently working as a freelance CPU Design Engineer. I am enthusiastic about Computer Architecture, Process Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 7 jours
(59 Commentaires)
5.8
demossoft

I have reviewed your bid request and I am very interested in your project. I was trained overseas and have an extensive customer service record so contact me so we can discuss further or begin. Relevant Skills and Exp Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 9 jours
(38 Commentaires)
5.2
vlsirajagopal

More than 7 yrs of experience in verification usign SYSTEMVERILOG/UVM testbench. Developed lot of block level and subsystem level environments using UVM.

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 3 jours
(15 Commentaires)
5.0
SqUa11

Hi, I have 5 years experience in the digital design field please contact me for more details, Regards, Mohamed

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 3 jours
(65 Commentaires)
5.2
EslamElGeddawy

Hi, I hope you are doing well and enjoying digital design. I believe implementing a design right form modeling until verifying it on an FPGA is always a very special experience. Throughout my 3+ years of experie Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 3 jours
(5 Commentaires)
3.9
engineeringexp

Master in Engineering, Electrical and Electronic Engineer, who is dynamic, reliable, resourceful, committed and organized with enthusiastic approach to succeed with a pleasant attitude. Possessing excellent analytical Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 3 jours
(8 Commentaires)
3.5
fastlabindia

Greeting!. Yours work is one of the tasks that can be done very perfectly by us. We work within your budget, Within your deadline. We are highly experienced Post Graduate Engineers, IT, ITES, Software, Infrastructure P Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 5 jours
(20 Commentaires)
4.4
prateekjuneja21

hello sir I have gone through your project and what interesting things I discovered is that the things and skills required in your project is of my comfort zone as we the technical group has launched our website YTCrea Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 7 jours
(0 Commentaires)
0.0
%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 7 jours
(0 Commentaires)
0.0
janetyeah

I am working in the ASIC industry. I have been working in Cadence for two years. The project is definitely in areas of my expertise. I am very familiar with Verilog, Systemverilog, ovm and uvm. This is my first bid Plus

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 7 jours
(0 Commentaires)
0.0
ShankarVHDL

I done many projects documents with DO 254 standard

%bids___i_sum_sub_35% %project_currencyDetails_sign_sub_36% INR en 7 jours
(0 Commentaires)
0.0