Vhdl project 8051emplois

Filtrer

Mes recherches récentes
Filtrer par :
Budget
à
à
à
Type
Compétences
Langues
    État du travail
    2,157 vhdl project 8051 travaux trouvés au tarif de EUR

    écrire un code vhdl , pour DE0 nano , permettant de lire la température a partir d'une entrée analogique avec un LM19 et en sortie il faut emmètre des son avec un buzzer ( différent fréquence en fonction de la température )

    €34 (Avg Bid)
    €34 Offre moyenne
    1 offres

    Nous avons la possibilité de produire des ASIC en quantité, nous avons une usine en chine, et nous voulons joindre la vague des miner de crypto monnaie .. Nous recherchons un passionné qui saura designer l'ASIC pour miner différente monnaie etc .. Merci

    €4985 (Avg Bid)
    €4985 Offre moyenne
    1 offres

    je suis suposé faire un projet en VHDL de A jusqu'à Z , je manipule bien le logiciel je peux decrire aussi que simuler et implémenter sur une carte FRGA , mais je me crois pas au niveau pour bien choisir un sujet ( je suis débutant , je connais pastrop sur ce que peut faire ce merveilleux logiciel ) aussi que faire l'architecture globale du projet

    €123 (Avg Bid)
    €123 Offre moyenne
    3 offres

    Handson training required on Xilinx Zc-702 including device programming in vhdl and its interfacing with perepherels like ADC, DAC, Memory etc.

    €7 (Avg Bid)
    €7 Offre moyenne
    1 offres
    FPGA and Vhdl expert needed 1 jour left
    VERIFIÉ

    I have problem in "fpga" I can't how to interface between power stage card and "fpga" card Can you write program in "vhdl" language?

    €19 (Avg Bid)
    €19 Offre moyenne
    7 offres

    first I have been control the speed of dc motor using 8051 microcontroller (open loop control ) to get the reading , this is the reading: pwm values: Input={32,37,42,47,52,57,62,67,72,77,82,92,97,102,107,112,117,122,127,132, 137,142,152,162,172,182,192,202,212,228,233,238,243,248,253} speed values: output={0,38,52,72,84,104,115,133,141,158,165,192,204,212,225,231,244,248,254,261,270,276,286,3...

    €106 (Avg Bid)
    €106 Offre moyenne
    9 offres

    To Teach : About VLSI Advanced Digital System Design VHDL Verilog RTL Design FPGA Design SystemVerilog VMM Methodology OVM Methodology UVM Methodology

    €98 (Avg Bid)
    €98 Offre moyenne
    5 offres
    FPGA Development S'est terminé left

    More than 2 years of experience in FPGA design and development area. Candidate should have working Industry experience in below skill set:- •Working experience to process received frequency chirplet data using FPGA and to transmit processed data by interfacing FPGA with Radio Frequency (RF) transceiver module ADRV9009 and 10 Gigabit Ethernet Media Access Controller (10GEMAC). •Working ...

    €836 (Avg Bid)
    €836 Offre moyenne
    11 offres

    Hi, We are looking for an experienced electronics engineer and software engineer, The project is to design a smart Home Cinema controller, the aim is to send data to a database, reading and writing data of different Video Projectors, Amplifiers, and many more devices via HDMI, USB, RS232, Ethernet, IR and many more. You will conceptualise the electronics and software for the system. We are stric...

    €51 / hr (Avg Bid)
    €51 / hr Offre moyenne
    20 offres
    Filtro de 3 bandas en vhdl S'est terminé left

    Implemente un sistema de ecualización en tiempo real de tres bandas (bajos, medios y altos) en el FPGA de xilixn. Desarrolle los tres filtros necesarios para el ecualizador, los puede establecer en matlab o labview. Una vez definidos los coeficientes del filtro impleméntelos en el FPGA (a través de Matlab, Laview o Multisim). Se establece un bonus de 4 puntos para el grupo qu...

    €171 (Avg Bid)
    €171 Offre moyenne
    6 offres

    Use Keil uVision5 tool and program the control board based on 8051 chip. Program the two Modbus ports: one is upper link, the other is downlink. program the I/Os.

    €6262 (Avg Bid)
    €6262 Offre moyenne
    37 offres
    Counter in VHDL S'est terminé left

    Create a design with two counters and a 7-Segment Display • The first “Fast Counter” should count up 0 -> 49999999 and then reset to zero • When the Fast Counter reaches 49999999 it should output a single pulse on the “o_max_val” output to the second counter • The second counter (4-bit) counter should include a “i_count_enable” input, connected...

    €27 (Avg Bid)
    €27 Offre moyenne
    1 offres

    Implementation of Fractional order function (S^e) on FPGA using VHDL. I don't want imaginary freelancer, please.

    €149 (Avg Bid)
    €149 Offre moyenne
    3 offres

    I need a simple VHDL program for measuring the time between two input signals. The VHDL program should be in structural code and should includes modules like Counter, BCDtoASCI, UART and FStateMachine + top level. I need also for every module and for the hole program testbenches.

    €156 (Avg Bid)
    €156 Offre moyenne
    11 offres

    Hey, I have working project in simulation that when I try to run it on board it doesn't work. I need someone with that board or that have familiar board to notice if there is problem with my code.

    €158 (Avg Bid)
    €158 Offre moyenne
    4 offres

    This includes the development of vhdl code for PWM generator, PID controller, flux estimator etc. Training would be web based on Skype or webex.

    €984 (Avg Bid)
    €984 Offre moyenne
    4 offres
    4-bit vhdl divider S'est terminé left

    It is required to design a 4-bit binary divider. The division can be limited to un-signed numbers only. Feel free to implement the divider by any architecture you like, but be sure to understand and be able to verify the operation of the selected architecture. Fig. 1 shows a binary division example to recap the binary division process. -Structural and behavioral codes for the binary divider using...

    €36 (Avg Bid)
    €36 Offre moyenne
    12 offres

    Code is not burn into the 8051 microcontroller. Chip enable format error occur.

    €15 (Avg Bid)
    €15 Offre moyenne
    13 offres
    Add uart to MIPS S'est terminé left

    I Have mips in VHDL code, I want to add to it UART

    €31 (Avg Bid)
    €31 Offre moyenne
    5 offres
    help running mips on FPGA S'est terminé left

    I got MIPS in VHDL, but when I run it on FPGA, It seems to do nothing, although it's working in simulation.

    €33 (Avg Bid)
    €33 Offre moyenne
    5 offres
    Dice game in VHDL for board S'est terminé left

    Design an electronic dice game (Craps in the United States). The game involves two dice, each of which can have a value between 1 and [se connecter pour voir l'URL] counters are used to simulate the roll of the dice. Each counter counts in the sequence 1, 2, 3, 4, 5, 6, 1, 2,… Thus, after the “roll” of the dice, the sum of the values in the two counters will be in the range...

    €60 (Avg Bid)
    €60 Offre moyenne
    2 offres

    In this project, we are going to build a cell phone controlled robot using 8051 microcontrollers. Cell phone controlled robot runs over mobile DTMF technology. DTMF stands for Dual Tone Multiple Frequency. There are some frequencies that we use to create DTMF tones. In simple words by adding or mixing two or more frequencies we generate DTMF tone.

    €89 (Avg Bid)
    €89 Offre moyenne
    1 offres
    Wristwatch-VHDL -- Vivado S'est terminé left

    Design a multifunction wristwatch that has time-keeping, alarm, and stopwatch functions. The wristwatch has three buttons (B1, B2, and B3) that are used to change the mode, set the time, set the alarm, start and stop the stopwatch, and so on. Pushing button B1 changes the mode from Time to Alarm to Stopwatch and back to Time. The functions of other buttons vary depending on the mode.

    €45 (Avg Bid)
    €45 Offre moyenne
    3 offres
    Design principle (VHDL) S'est terminé left

    RTL design project All of the data required to explain what I want are found in the attached file

    €102 (Avg Bid)
    €102 Offre moyenne
    1 offres
    Dice game VHDL S'est terminé left

    Design an electronic dice game (Craps in the United States). The game involves two dice, each of which can have a value between 1 and [se connecter pour voir l'URL] counters are used to simulate the roll of the dice. Each counter counts in the sequence 1, 2, 3, 4, 5, 6, 1, 2,… Thus, after the “roll” of the dice, the sum of the values in the two counters will be in the range...

    €7 (Avg Bid)
    €7 Offre moyenne
    1 offres
    VHDL project S'est terminé left

    Anyone who is good in VHDL and can help me in implementing load, move, add, xor

    €2 / hr (Avg Bid)
    €2 / hr Offre moyenne
    1 offres

    Design a circuit that emulates an alarm system, which is armed and disarmed with a code consisting of 4 symbols given by the buttons on the board (for example btnC, btnL, btnR, btnU). The alarm is armed or disarmed when the correct code combination is entered. When the alarm is disarmed, LED0 is on, when the alarm is armed, LED15 is on. SW0 is a sensor, when the alarm is armed and SW0 = 1, the LED...

    €29 (Avg Bid)
    €29 Offre moyenne
    18 offres
    VHDL project S'est terminé left

    I need a vhdl project that integrates IoT and communications.

    €188 (Avg Bid)
    €188 Offre moyenne
    3 offres
    DICE GAME in VhDL S'est terminé left

    Design an electronic dice game (Craps in the United States). The game involves two dice, each of which can have a value between 1 and [se connecter pour voir l'URL] counters are used to simulate the roll of the dice. Each counter counts in the sequence 1, 2, 3, 4, 5, 6, 1, 2,… Thus, after the “roll” of the dice, the sum of the values in the two counters will be in the range...

    €64 (Avg Bid)
    €64 Offre moyenne
    7 offres

    I need single cycle 32 bit mips vhdl coding to find prime numbers. I will provide code to find prime number so you just have to build cpu for this specific purpose and I am also going to provide parameters for this architecture. I am gonna share project file after finalising with best person to do this job

    €139 (Avg Bid)
    €139 Offre moyenne
    3 offres

    We need a Verilog/VHDL developer to write some simple blocks for the Virtex-7 FPGA. The development environment is Xilinx Vivado. There are 5 blocks in total with the following functionalities: 1. CM Memory: Write a wrapper for the Xilinx xpm_memory to fit our bus requirements and testbench. 2. RDM Memory: Write a wrapper for the Xilinx xpm_memory to fit our bus requirements and test...

    €441 (Avg Bid)
    €441 Offre moyenne
    12 offres

    I'm a electronic engineer and I have a good command on computer programs and also on digital programming like VHDL.

    €19 / hr (Avg Bid)
    €19 / hr Offre moyenne
    1 offres

    You have to write code and report for this .

    €14 (Avg Bid)
    €14 Offre moyenne
    15 offres

    I have the scheme of the project need only to work with the basys 3. Only to use buttons and switches from the basys3. Need the whole code in VHDL for Vivado.

    €19 (Avg Bid)
    €19 Offre moyenne
    7 offres

    Develop a 32‐bit single or multi‐cycle CPU capable of performing a search for prime numbers.    CPU

    €119 (Avg Bid)
    €119 Offre moyenne
    4 offres
    Create VHDL chess clock S'est terminé left

    Has to be completed by the end of tomorrow (13/05/2019) Create VHDL code for chess clock, uploaded the task as a file.

    €109 (Avg Bid)
    €109 Offre moyenne
    3 offres

    freelancer required for small project. must know FPGA programming/VHDL/Verilog

    €22 (Avg Bid)
    €22 Offre moyenne
    4 offres

    Some work related to fpga and vhdl. Need any expert who can manage that

    €19 (Avg Bid)
    €19 Offre moyenne
    3 offres

    I have 2 schemes. One with neuron and with genetic algorithm. I need to combine both to train this neuron via genetic algo. Using VHDL in ISE design suite 14.7. Here is [se connecter pour voir l'URL] picture of two symbols that I want to combine(gen - genetic algorithm with build in neuron process, neur4sigm - neuron with sigmoid func). I need to train this neuron with this alforithm. You can...

    €132 (Avg Bid)
    €132 Offre moyenne
    5 offres

    Want to be able to use accelerometer data on microblaze softcore processor, need SPI driver and interface on VHDL

    €196 (Avg Bid)
    €196 Offre moyenne
    2 offres

    Hi, We have to make a report & VHDL coding with simulation. Please bid who are expert from an electrical engineering background. After that, we would discuss more details. Please give your best quote & we would make long term relationship with the perfect electrical engineering freelancer. Thanks.

    €140 (Avg Bid)
    €140 Offre moyenne
    7 offres

    Hello, I'm currently working on a project that I am struggling with due to lack of VHDL experience. Want to create an SPI driver and interface it with a Microblaze softcore processor and the on-board accelerometer (ADXL362) so that the processor can read the accelerometer data.

    €229 (Avg Bid)
    €229 Offre moyenne
    14 offres
    VHDL Assignment S'est terminé left

    I need you to develop some VHDL software for me. Message for further details

    €137 (Avg Bid)
    €137 Offre moyenne
    15 offres
    VHDL project S'est terminé left

    I need you to develop some VHDL software for me. Contact me for more details

    €187 (Avg Bid)
    €187 Offre moyenne
    6 offres
    VHDL tasks S'est terminé left

    I have some simple VHDL tasks. My deadline is tomorrow. 1. Suggest a structural and behavioral description of a bidirectional cyclic shift register. 2. Suggest a structural and behavioral description of a bidirectional arithmetic shift register. Use parallel generation operators and configuration options. 3. Create a subroutine that performs the conversion between the integer and bit_vector types....

    €23 (Avg Bid)
    €23 Offre moyenne
    4 offres
    VHDL and FPGA system S'est terminé left

    VHDL and FPGA system details via PM

    €14 (Avg Bid)
    €14 Offre moyenne
    7 offres
    Design Record Portfolio S'est terminé left

    VHDL and FPGA system using vivado program.

    €582 (Avg Bid)
    €582 Offre moyenne
    7 offres
    VHDL software S'est terminé left

    I need you to develop some VHDL software for me. Must have good VHDL background. Message me for more details. Thank You.

    €39 (Avg Bid)
    €39 Offre moyenne
    5 offres
    Vhdl programer S'est terminé left

    I need a vhdl task done along with report

    €27 (Avg Bid)
    €27 Offre moyenne
    7 offres