Filtrer

Mes recherches récentes
Filtrer par :
Budget
à
à
à
Type
Compétences
Langues
    État du travail
    3,089 verilog vhdl travaux trouvés au tarif de EUR

    écrire un code vhdl , pour DE0 nano , permettant de lire la température a partir d'une entrée analogique avec un LM19 et en sortie il faut emmètre des son avec un buzzer ( différent fréquence en fonction de la température )

    €35 (Avg Bid)
    €35 Offre moyenne
    1 offres

    Nous avons la possibilité de produire des ASIC en quantité, nous avons une usine en chine, et nous voulons joindre la vague des miner de crypto monnaie .. Nous recherchons un passionné qui saura designer l'ASIC pour miner différente monnaie etc .. Merci

    €5094 (Avg Bid)
    €5094 Offre moyenne
    1 offres

    je suis suposé faire un projet en VHDL de A jusqu'à Z , je manipule bien le logiciel je peux decrire aussi que simuler et implémenter sur une carte FRGA , mais je me crois pas au niveau pour bien choisir un sujet ( je suis débutant , je connais pastrop sur ce que peut faire ce merveilleux logiciel ) aussi que faire l'architecture globale du projet

    €125 (Avg Bid)
    €125 Offre moyenne
    3 offres
    Systemverilog-UVM tracer S'est terminé left

    Tracer using System verilog & UVM

    €250 (Avg Bid)
    €250 Offre moyenne
    4 offres
    verilog project mips S'est terminé left

    MIPS ALU design

    €27 / hr (Avg Bid)
    €27 / hr Offre moyenne
    1 offres

    I've designed some verilog code, though it isn't working as expected- seemingly as I don't have enough experience with the terminology of the language. The code monitors a +12V/-12V Squarewave line. An external system drops the +12V portion of the Squarewave to 9V, then 6V, and then 3V- so that the line oscillates between 12/-12, then 9/-12, then 6/-12, then 3/-12 (all in volts). W...

    €12 (Avg Bid)
    €12 Offre moyenne
    6 offres

    We are looking for a talented and driven hands on Electrical Engineer who will be part of creating an incredible cutting edge technology system. And will focus on the design, construction, and troubleshooting of compact and reliable embedded electrical systems . This includes electrical sub-system design, integration, PCB layout, and frequent hands-on work in lab building and debugging electrical ...

    €32 / hr (Avg Bid)
    €32 / hr Offre moyenne
    26 offres

    I am using Altera DE2-115 FPGA board to configure it using Quartus software 17 lite edition. We have to use QSYS to assign addresses and link the processor, then assign inputs and outputs in VHDL and pin planner in Quartus, and then use NIOS II processor for Eclipse to write a program in C and run the board. I am seeking some help in building this mini thing. I am attaching a pdf file for the tas...

    €20 / hr (Avg Bid)
    €20 / hr Offre moyenne
    14 offres

    I need a verilog code that create a 16 bit "Calculator" that uses the slide switches as binary input, and uses the push-button cross as action triggers. The accumulator value should be displayed on the seven segment display in hexadecimal. the center button should be clear, and the four buttons should be ADD, SUBTRACT, AND and XOR.

    €25 (Avg Bid)
    €25 Offre moyenne
    5 offres

    Implementation of Fractional-order function (S^e) on FPGA using VHDL. I don't want imaginary freelancer, please, please.

    €86 (Avg Bid)
    €86 Offre moyenne
    3 offres

    Implementation of Fractional order Integer/ Derivative Using GL algorithm based VHDL on FPGA. simple code which i need.

    €85 (Avg Bid)
    €85 Offre moyenne
    11 offres

    I require a working code in verilog/VHDL/C for an FIR Filter to be implemented on an Altera FPGA

    €102 (Avg Bid)
    €102 Offre moyenne
    12 offres

    ----------------------------------------------------------------------------------------------------------------------------------------- The requirements : fix neural network *To build everything in Verilog, *The accuracy test by using the MNIST database and the training function *To find out the best accuracy it can be and the time take in training. *All of this should be printed in the ...

    €42 (Avg Bid)
    €42 Offre moyenne
    4 offres

    I am currently using Altera DE2-115 FPGA board to configure it using Quartus 17 lite edition software and write the code in VHDL. We have to use QSYS, and NIOS II for Eclipse to write a program in C and to run the board. I am seeking some help in building this mini thing.

    €25 (Avg Bid)
    €25 Offre moyenne
    2 offres
    FPGA DESIGN ENGINEER S'est terminé left

    We are seeking 1 FPGA Design Engineer for our new product development. FPGA Design Engineer Responsibilities: • Completing implementation in RTL • Ensuring robust and complete timing constraints • Optimizing FPGA code to balance performance, area, power, complexity and timing • Determining and executing development, integration, bring-up and test plans. • Working closely ...

    €34 / hr (Avg Bid)
    €34 / hr Offre moyenne
    25 offres
    GL algorithm Expert S'est terminé left

    hello, I am looking for expert who build GL algorithm using VHDL. If you can do it, we will discuss in details.

    €34 (Avg Bid)
    €34 Offre moyenne
    7 offres

    Implementation of Fractional-order function (S^e) on FPGA using VHDL. I don't want imaginary freelancer, please, please.

    €45 (Avg Bid)
    €45 Offre moyenne
    5 offres
    Eye pupil tracking S'est terminé left

    I would like to do project in human eye pupil tracking system for video sequence using Verilog in Xilinx spartan 6 FPGA. Here with attached my equirements Requirements: 1. Find the pupil center coordinates and radius for various eye's. 2. Coordinates should be constant intervals while tracking. 3. Only video sequence to be used.... Not for image. Kindly send me possibility of above …...

    €63 (Avg Bid)
    €63 Offre moyenne
    2 offres

    i need a 8-bit comparator characterizing overdrive, to be implemented on FPGA, using Verilog also I need the constrains file

    €20 (Avg Bid)
    €20 Offre moyenne
    9 offres
    FPGA/VHDL/Verilog S'est terminé left

    Looking for implementation of a Ethernet Tester, generating and analyzing Ethernet traffic at 1G and 10G. More details on PM. J

    €11 / hr (Avg Bid)
    €11 / hr Offre moyenne
    25 offres
    BCD adder VHDL using vivado S'est terminé left

    BCD adder vhdl code which detects an overflow using vivado

    €7 (Avg Bid)
    €7 Offre moyenne
    6 offres

    Please read carefully. You need to fix my code. I will sent to you in messages my project. Here is project description: The brightness measurement with help of PMODALS sensor ([se connecter pour voir l'URL] ) should be realized. For this purpose, the Basys 3 FPGA board should be used. Furthermore, an 8051 microcontroller IP core([se connecter pour voir l'URL]) is to be used, which takes ...

    €474 (Avg Bid)
    €474 Offre moyenne
    14 offres
    Camera development S'est terminé left

    Opal Kelly front panel, C++, Verilog, XEM6010. Must have experience with Opal Kelly front panel, since this project will be similar with the EVB100X-DEV. Same concept, but different sensor.

    €2040 (Avg Bid)
    €2040 Offre moyenne
    19 offres
    GPS implementation S'est terminé left

    first task will be to use the xtal oscillator board that I designed and that works, together with the FPGA to read the GPS data and then synchronise the 40 MHz Voltage Controlled Xtal oscillator to the 1 second pulse produced by the GPS. That is called a frequency loacked loop. We will talk about the details of that on Monday. I have attached the schematic for the PCB of the board you have. U3 is ...

    €305 (Avg Bid)
    €305 Offre moyenne
    5 offres
    build opencl code S'est terminé left

    ----------------------------------------------------------------------------------------------------------------------------------------- The requirements : Build a deep neural network using some of approximate MAC UNIT, *To build everything in Verilog, *The accuracy test by using the MNIST database and the training function *To find out the best accuracy it can be and the time take in traini...

    €290 (Avg Bid)
    €290 Offre moyenne
    10 offres
    Project for Rajagopal S. S'est terminé left

    Hi Rajagopal S., I noticed your profile and would like to offer you my project. We can discuss any details over chat. The brightness measurement with help of PMODALS sensor ([se connecter pour voir l'URL] ) should be realized. For this purpose, the Basys 3 FPGA board should be used. Furthermore, an 8051 microcontroller IP core([se connecter pour voir l'URL]) is to be used, which takes o...

    €201 (Avg Bid)
    €201 Offre moyenne
    1 offres

    ----------------------------------------------------------------------------------------------------------------------------------------- The requirements : Build a deep neural network using some of approximate MAC UNIT, *To build everything in Verilog, *The accuracy test by using the MNIST database and the training function *To find out the best accuracy it can be and the time take in traini...

    €158 (Avg Bid)
    €158 Offre moyenne
    12 offres
    Develop VHDL code for HX711 S'est terminé left

    Provide VHDL code and testbench simulation for ECP5 Lattice device (Diamond Studio) to read HX711 sample ([se connecter pour voir l'URL]) And store it in 32bit register

    €161 (Avg Bid)
    €161 Offre moyenne
    6 offres
    Research help -- 3 S'est terminé left

    Hello, this is the task: "first task will be to use the xtal oscillator board that I designed and that works, together with the FPGA to read the GPS data and then synchronise the 40 MHz Voltage Controlled Xtal oscillator to the 1 second pulse produced by the GPS. That is called a frequency loacked loop. We will talk about the details of that on Monday. I have attached the schematic for the PC...

    €287 (Avg Bid)
    €287 Offre moyenne
    8 offres

    Hi. I have a Terasic De1SoC and would like to learn how to use it. I am completely knew and have seen content from a similar project and interested on these topics About VLSI Advanced Digital System Design VHDL Verilog RTL Design FPGA Design Implementing various encryption and decrypt algorithms SystemVerilog VMM Methodology OVM Methodology UVM Methodology I have C programming background

    €30 / hr (Avg Bid)
    €30 / hr Offre moyenne
    1 offres

    I need vhdl code for signal processing. I need 256 point fir filter and 4096 point fft. create bid, many experience in signal processing. chatting discussing in detail

    €145 (Avg Bid)
    €145 Offre moyenne
    14 offres
    Need example code de-10 S'est terminé left

    I need a sample code on DE-10 code for utilizing the FPGA-HPS bridge with more emphasis on hardware acceleration. (C ,VHDL prefferd /Verilog). I am trying to explore the functionality where I can write some data from HPS to the FPGA. let the FPGA process it and HPS read back the result. I need to see some processing happening in FPGA on request from HPS . IT could be as simple as AND impleme...

    €100 (Avg Bid)
    €100 Offre moyenne
    6 offres

    Scope includes the programing (vhdl) for the measurement and of AC voltage, currents, Power (active, reactive and apparent power) and Power Factor in FPGA (Spartan-6). Interfacing ADC and sensors with FPGA for current and voltage measurements. It also includes the display of measured parameter on LED display which is inbuilt on board). This is the brief requirement, interested people may contact ...

    €93 (Avg Bid)
    €93 Offre moyenne
    6 offres

    More details will be shared via chat

    €15 (Avg Bid)
    €15 Offre moyenne
    9 offres

    More details will be shared via chat

    €18 (Avg Bid)
    €18 Offre moyenne
    7 offres
    Complex Signal Mixer VHDL S'est terminé left

    Design and Document a VHDL Complex Mixer • Design should contain two 11-bit complex NCOs (Numerically Controlled Oscillator): • Assume clock freq of 100MHz • NCO #1: 11MHz • NCO #2: 18MHz • Design a complex multiplier component • Multiply the outputs of NCO #1 and #2 • Write the outputs of the NCOs and Complex Multiplier to a text file Theory of operation Detai...

    €63 (Avg Bid)
    €63 Offre moyenne
    5 offres

    Implementation of Fractional-order function (S^e) on FPGA using VHDL. (I need to fix my code only) I don't want imaginary freelancer, please.

    €93 (Avg Bid)
    €93 Offre moyenne
    15 offres

    Complete few tasks on Verilog software

    €74 (Avg Bid)
    €74 Offre moyenne
    11 offres
    Code on Verilog S'est terminé left

    Complete few tasks on Verilog software

    €58 (Avg Bid)
    €58 Offre moyenne
    7 offres

    Have several ways to effectively reduce sidelobe the ACAR. In order to overcome the contradictions of weight-based processing techniques and ensure high resolution, I intend to use the NLFM signal. I want to do all the processing with one FPGA without using any other block like DDS. There is an expectation that a signal generator for NLFM signal with resolution of 2 ^ 32 and FIR code for correspon...

    €173 (Avg Bid)
    €173 Offre moyenne
    9 offres
    HW Help w/ Verilog & Vivado S'est terminé left

    Hey looking for some help with some introductory logic building using Verilog code on the vivado software. Also Its for basys3. It’s really elementary and if you know how to use vivado this should be quick and easy money for you. Thanks

    €21 (Avg Bid)
    €21 Offre moyenne
    30 offres
    Compile a verilog code S'est terminé left

    I need help in compiling a verilog code. I have already built a code that runs on a platform but when i run it on multisim, it gives me errors. I need an expert to guide me with this

    €11 (Avg Bid)
    €11 Offre moyenne
    4 offres
    Simplistic Matrix engine S'est terminé left

    I want to create a simple CPU the do some mathematics logic between two matrices using Verilog code

    €257 (Avg Bid)
    €257 Offre moyenne
    5 offres

    Hi, I need to emulate a crystal oscillator circuit (attached) based on wave digital filter (WDF). Basically we aim to have WDF emulation that match a Spice simulation (e.g. in Cadence). I Already have the circuit simulated in Cadence (the output attached) . Attached, my circuit (Crystal Oscillator) schematic that needs to be mapped to WDF along with its output waveform, you will notice that there ...

    €1015 (Avg Bid)
    €1015 Offre moyenne
    15 offres
    Project for Jin Q. S'est terminé left

    Hi Jin :) I have an assignment which I'm not able to get through..I have a small doubt with the VHDL code I have and I just need to fix it.. It won't take more than 15 mins for you hopefully. The code emulates a vending machine on an ALTERA DE2-115 Board and the push buttons simulate an insertion of a coin..and the incremented value is displayed on the 7 segment display and when the val...

    €27 (Avg Bid)
    €27 Offre moyenne
    1 offres
    Project for Nick B. S'est terminé left

    Hi Nick :) I have an assignment which I'm not able to get through..I have a small doubt with the VHDL code I have and I just need to fix it.. It won't take more than 15 mins for you hopefully. The code emulates a vending machine on an ALTERA DE2-115 Board and the push buttons simulate an insertion of a coin..and the incremented value is displayed on the 7 segment display and when the va...

    €27 (Avg Bid)
    €27 Offre moyenne
    1 offres
    Project for Jin C. S'est terminé left

    Hi Jin :) I have a small doubt with the VHDL code I have and I just need to fix it.. It won't take more than 15 mins for you hopefully. The code emulates a vending machine on an ALTERA DE2-115 Board and the push buttons simulate an insertion of a coin..and the incremented value is displayed on the 7 segment display..however my code is glitchy...if you could help me fix it it'd be a life...

    €27 (Avg Bid)
    €27 Offre moyenne
    1 offres
    Temperature sensor and FPGA S'est terminé left

    Need to write VHDL program for Genesys 2 board for connecting a temperature sensor to xadc pin and display it in external LCD board

    €56 (Avg Bid)
    €56 Offre moyenne
    8 offres

    I have a task on verilog and i want someone who is experience on it to help me with it. Please bid only if you know youre an expert. I will share details with interested freelancer. Budget is limited, hiring will be on a weekly basis

    €22 (Avg Bid)
    €22 Offre moyenne
    3 offres