Filtrer

Mes recherches récentes
Filtrer par :
Budget
à
à
à
Type
Compétences
Langues
    État du travail
    4,637 verilog vhdl travaux trouvés au tarif de EUR

    Nous avons la possibilité de produire des ASIC en quantité, nous avons une usine en chine, et nous voulons joindre la vague des miner de crypto monnaie .. Nous recherchons un passionné qui saura designer l'ASIC pour miner différente monnaie etc .. Merci

    €4702 (Avg Bid)
    €4702 Offre moyenne
    1 offres
    architecture globale projet VHDL S'est terminé left

    je suis suposé faire un projet en VHDL de A jusqu'à Z , je manipule bien le logiciel je peux decrire aussi que simuler et implémenter sur une carte FRGA , mais je me crois pas au niveau pour bien choisir un sujet ( je suis débutant , je connais pastrop sur ce que peut faire ce merveilleux logiciel ) aussi que faire l'architecture globale du projet

    €115 (Avg Bid)
    €115 Offre moyenne
    3 offres
    Systemverilog-UVM tracer S'est terminé left

    Tracer using System verilog & UVM

    €219 (Avg Bid)
    €219 Offre moyenne
    4 offres
    verilog project mips S'est terminé left

    MIPS ALU design

    €29 / hr (Avg Bid)
    €29 / hr Offre moyenne
    1 offres

    Hi Moaz Khaled Feriz K., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    €19 / hr (Avg Bid)
    €19 / hr Offre moyenne
    1 offres

    I want to create programming routines to be recorded on an FPGA

    €31 / hr (Avg Bid)
    €31 / hr Offre moyenne
    10 offres

    Project to be done in VHDL, so I am looking for an expert. The objective is to create a testbench for one circuit, and simulate the a few operations including storing data in it as well as retrieving data from it. I can share more details in PM.

    €31 (Avg Bid)
    €31 Offre moyenne
    3 offres

    I need to implement digital signature algorithm in Xilinx Vivado Design Suite using Verilog. Please find the attachment for complete details of project.

    €280 (Avg Bid)
    €280 Offre moyenne
    2 offres

    Hi Moaz Khaled Feriz K., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    €14 / hr (Avg Bid)
    €14 / hr Offre moyenne
    1 offres

    Project to be done in VHDL, so I am looking for an expert. The objective is to create a testbench for one circuit, and simulate the a few operations including storing data in it as well as retrieving data from it. I can share more details in PM.

    €36 (Avg Bid)
    €36 Offre moyenne
    6 offres
    servomotor in vhdl 4 jours left
    VERIFIÉ

    separate project in 3rd part, first make the chdl codes according to the state machine as well as their test ban (Reception and emission), make a top entity etc...

    €48 (Avg Bid)
    €48 Offre moyenne
    4 offres

    I am looking to hire an individual who really understand this subject. should be able to solve any problems related to this subject. communicate and be able to write good programming and simulation designs.

    €139 (Avg Bid)
    €139 Offre moyenne
    15 offres

    Corrimiento de dígitos en display 7 segmentos: Este código tiene como objetivo mostrar y correr el número que se vaya escribiendo con el teclado matricial. Cada vez que se presione un número, éste deberá aparecer en el 1er display de la derecha, y el número que estaba en este 1er display se ubicará ahora en el 2do display y el que estaba en el 2do display se ubicará en el 3er display, de manera que el número que había en el 3er display se pierde. Este código deberá incluir la función de enter, que es cuando recibe un número mayor a 9 y en ese instante procederá a entregar el número que conforma el ángulo pero convertido en binario, con la restricción que el ...

    €38 (Avg Bid)
    €38 Offre moyenne
    3 offres

    Hi Mohammed Ibrahim, I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    €48 (Avg Bid)
    €48 Offre moyenne
    1 offres

    Hi Mohammed Ibrahim, I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    €48 (Avg Bid)
    €48 Offre moyenne
    1 offres

    I want to use accelerometer sensor on FPGA, in order to do that I need I2C protocol implementation in VHDL so I can continue my work on the project. I want the module to get the address of the sensor + bit for R/W , and the internal register address of the sensor, and get the data by reading, or write to the register.

    €255 (Avg Bid)
    €255 Offre moyenne
    13 offres

    Hi there Urgently need small VHDL project to be done. Please apply ASAP if you can start it immediately after hiring Thanks

    €98 (Avg Bid)
    €98 Offre moyenne
    5 offres
    FPGA, Quartus , VHDL 2 jours left
    VERIFIÉ

    Using the fixed point arithmetic measure current according to the following circuit

    €34 (Avg Bid)
    €34 Offre moyenne
    6 offres
    Urgent Small VHDL project 2 jours left
    VERIFIÉ

    Hi there Urgently need small VHDL project to be done. Please apply ASAP if you can start it immediately after hiring Thanks

    €290 (Avg Bid)
    €290 Offre moyenne
    5 offres

    Create a VHDL routine to water a plant using state machines and a specific board

    €33 / hr (Avg Bid)
    €33 / hr Offre moyenne
    10 offres
    32 bit MIPS Processor 20 heures left
    VERIFIÉ

    Instruction Decoder and ALU Control In this lab, students are expected to implement an instruction decoder and an ALU control unit using VHDL in the Xilinx software. The purpose of the instruction decoder is to generate proper control signals based on the Opcode of an instruction fetched from the instruction memory. The purpose of the ALU control is to set the proper ALU control signal based on the Funct field of an instruction and the ALUOp signal from the instruction decoder.

    €145 (Avg Bid)
    €145 Offre moyenne
    17 offres

    I need to design gradient descent optimizer on FPGA in verilog language and code should be synthesizable. entire design should be pipelined. Input and outputs should be in single precision floating point representation. loss or cost function is mean square error loss for 2D variables, minimise the above cost functions to achieve the optimised value. I have developed gradient descent optImizer on python , below attached file is code of it. I want same implementation in verilog

    €138 (Avg Bid)
    €138 Offre moyenne
    6 offres

    Good knowledge of VHDL is required. Libero Soc and Microsemi will be used The simulator will be Aldec Active-HDL, linting with Aldec Alint Design of a basic control board, standard interfaces, no high speed interfaces, no transceivers. DO-254 DAL C, basic knowledge is a plus some math algorithm in fixed point will be implemented on the hardware for motor control Supervision of our expert designers, short daily meeting and 1h weekly with reports on activities and scheduling contract will be extended month by month (we have budget for 6 months).

    €31 / hr (Avg Bid)
    €31 / hr Offre moyenne
    5 offres

    1- Signal processing using ML on a computer (C Language) 2- using Single and dual ARM (C Language) 3-using FPGA Zedboard programmable logic (VHDL Language)

    €191 (Avg Bid)
    €191 Offre moyenne
    12 offres
    Verilog Coding S'est terminé left

    My project includes working on a verilog code for a stair case encoder. Below is the image of the architecture of the encoder and for each seperate block, i need codes for it. A full description of the project will be given to you in the form of a research paper. If you know how to write codes in verilog, kindly contact me. We can discuss more about the project as I have already done a small part of it and need help for the rest of the blocks. Price is negotiable. Thank you.

    €96 (Avg Bid)
    €96 Offre moyenne
    3 offres

    Verilog Vivado Software Basys3 Board

    €27 (Avg Bid)
    €27 Offre moyenne
    2 offres
    Project for Athul B. S'est terminé left

    Hi! I need in System Verilog this: A module that receives 16bits 1 bit for positive or negative number and 15 bits for number then the module is going to create the BCD for all the possibilities negotiable payment!

    €10 (Avg Bid)
    €10 Offre moyenne
    1 offres
    verilog programming S'est terminé left

    Hoy I need in System Verilog this: A module that receives 16bits 1 bit for positive or negative number and 15 bits for number then the module is going to create the BCD for all the possibilities this is a project in SystemVerilog using Nexys4 negotiable payment!

    €10 (Avg Bid)
    €10 Offre moyenne
    1 offres
    Project for Sardar Hasnain A. S'est terminé left

    I need in System Verilog this: A module that receives 16bits 1 bit for positive or negative number and 15 bits for number then the module is going to create the BCD for all the possibilities this is a project in SystemVerilog using Nexys4

    €5 / hr (Avg Bid)
    €5 / hr Offre moyenne
    1 offres
    Tic Tac Toe using verilog S'est terminé left

    I'm trying to solve 5*5 grid tic tac toe game using Verilog, i need help in developing the tic tac toe game for 5*5 grid

    €99 (Avg Bid)
    €99 Offre moyenne
    3 offres
    c, vhdl expert needed -- 2 S'est terminé left

    i want code and report. I need plagiarism free report. software is quatrus

    €7 / hr (Avg Bid)
    €7 / hr Offre moyenne
    2 offres
    c, vhdl expert needed S'est terminé left

    i want code and report. I need plagiarism free report. software is quatrus

    €7 / hr (Avg Bid)
    €7 / hr Offre moyenne
    3 offres
    System Verilog code help S'est terminé left

    Hi developers. I am looking for quick help for System Verilog code help. Please apply if you are expert in Verilog. Thanks.

    €17 (Avg Bid)
    €17 Offre moyenne
    9 offres

    I have a localparamter declared in my SystemVerilog like this (y is another Parameter) : localparam x = y ? 4 : 1 , Then I have a RTL port which is something like this (where z is another parameter): input logic [x-1:0][((z+1)*8-1):0] port1, But I want to use 'y' directly in this port1 instead of x. Can I somehow use 'y' instead of x to dynamically allocate the value of it. It should be able to compile/elaborate. Should be quick

    €27 (Avg Bid)
    €27 Offre moyenne
    4 offres

    Besides the system consisting of the data buffer, you should also design a test bench to simulate the three external systems.

    €131 (Avg Bid)
    €131 Offre moyenne
    16 offres
    Improving upon a VHDL project S'est terminé left

    A VHDL project about producing Moors code and converting it to ASCI code needs to be improved since it does not produce correct results.

    €172 (Avg Bid)
    €172 Offre moyenne
    14 offres
    verilog fpga programming in linux S'est terminé left

    Verilog FPGA programming in Linux

    €30 (Avg Bid)
    €30 Offre moyenne
    4 offres
    Project for Netra N. -- 2 S'est terminé left

    Computer engineering freelancer project with Verilog.

    €77 (Avg Bid)
    €77 Offre moyenne
    1 offres

    ASIC Acceleration for Graph Convolutional Neural Networks (GCNs) The task is to write a verilog code use that instantiates the GCN module. This verilog code check the correctness of the module with behavioral, post-synthesis, and post-Innovus Verilog netlists. Rest of the documents will be provided in the chat.

    €79 (Avg Bid)
    €79 Offre moyenne
    5 offres
    verilog coding game -- 2 S'est terminé left

    Make the RED square move and if its hits any of the sides, then the player loses the game. Add a graphic indicating the player lost. Add a points keeping system on the screen or FPGA

    €97 (Avg Bid)
    €97 Offre moyenne
    8 offres
    verilog coding game S'est terminé left

    Make the RED square move and if its hits any of the sides, then the player loses the game. Add a graphic indicating the player lost. Add a points keeping system on the screen or FPGA

    €97 (Avg Bid)
    €97 Offre moyenne
    12 offres

    Deadline is in 2 days Details will be trough the chat Please bid and I'll get back to u Thanks

    €25 (Avg Bid)
    €25 Offre moyenne
    11 offres

    I need a 2 second counter on switch 0, switch 1, switch 2, switch 3, switch 4. If either of these switches are open it will give logic level 1 and will feed into an AND GATE. If switches open and closes with 2 seconds, it will not give logic level 1. Switch 5 will already be give logic level 1 to AND GATE when it is opened. When AND GATE output is high, it will turn on LED. I need to write this code in verily.

    €21 (Avg Bid)
    €21 Offre moyenne
    7 offres
    VHDL and FPGA Expert S'est terminé left

    Need a VHDL and FPGA Systems expert 1. To create a modular system using VHDL. 2. To use simulation and test to verify the correctness of the design. 3. To demonstrate the milestones working on a target FPGA device. 4. To document the entire design process - recording the technical detail and justification of the work done. Detailed document will be provided on chat

    €145 (Avg Bid)
    €145 Offre moyenne
    12 offres
    simulación Xilinx ISE S'est terminé left

    Implementar, simular FFT en entorno xilinx o alguna plataforma similar , bajo la plataforma Atlys Spartan-6. Simular e implementar FFT en dicha plataforma, desarrollar código VHDL y detallar minuciosamente paso a paso, tomar captures y realizar documento de word detallando cada paso la oferta es de 90 usdt. Se cuenta con la tarjeta en físico por lo cual se ofrece conexión remota, ante cualquier duda estoy abierto a conversar

    €158 (Avg Bid)
    €158 Offre moyenne
    6 offres
    8x8 booth multiplier using vhdl S'est terminé left

    i have attached the specifics of the project. need to be finished by mid november

    €460 (Avg Bid)
    €460 Offre moyenne
    29 offres
    VHDL Expert Required S'est terminé left

    VHDL Expert Required Now Urgently

    €22 (Avg Bid)
    €22 Offre moyenne
    9 offres

    I have a single mips code that I would like to convert to a double

    €163 (Avg Bid)
    €163 Offre moyenne
    10 offres

    I keep receiving errors in trying to communicate my fpga with my arduino via spi

    €198 (Avg Bid)
    €198 Offre moyenne
    7 offres

    I want to design and implement a 6-bit division circuits for unsigned numbers using VHDL in the Xilinx software.

    €115 (Avg Bid)
    €115 Offre moyenne
    14 offres