Verilog projectsemplois

Filtrer

Mes recherches récentes
Filtrer par :
Budget
à
à
à
Type
Compétences
Langues
    État du travail
    1,481 verilog projects travaux trouvés au tarif de EUR
    Systemverilog-UVM tracer S'est terminé left

    Tracer using System verilog & UVM

    €255 (Avg Bid)
    €255 Offre moyenne
    4 offres
    verilog project mips S'est terminé left

    MIPS ALU design

    €26 / hr (Avg Bid)
    €26 / hr Offre moyenne
    1 offres

    I have the hash algorithm that already implemented in c++ and opencl. I want to convert these hash code into VHDL or verilog.

    €176 (Avg Bid)
    €176 Offre moyenne
    1 offres

    This project need to implement the several LVDS interf...after simulating transfer (Buffer content ==> FPGA RAM content) This is the testing project, so that, you can get more projects after completing this. If you have experiences, you can complete within a few days. Deliverables: Verilog & buffer frame communication simulation in Xilinx Vivado

    €328 (Avg Bid)
    €328 Offre moyenne
    4 offres

    The project goal is the implementation of a Verilog module to interface a high-speed ADC (250MSps) using DDR. The IO/delay shall be dynamically adjusted after reset thru a test pattern match using a test mode of the ADC. As part of the project a simulation test bench needs to be set-up to verify proper function of the interface.

    €1144 (Avg Bid)
    €1144 Offre moyenne
    15 offres

    This project write the Verilog to initialize and read frames from an image sensor with high quality through 8 LVDS. Requirements: Expert only for Verilog & validation simulation in Xilinx Vivado. I think you can finish this within a week if you are a Verilog expert. If you have experiences for this, please contact me sk [Removed by Freelancer

    €402 (Avg Bid)
    €402 Offre moyenne
    8 offres

    Hi olegkaravaev84, I noticed your profile and would like to offer you my SystemVerilog/Verilog FP{GA project. We can discuss any details over chat.

    €396 / hr (Avg Bid)
    €396 / hr Offre moyenne
    1 offres

    an expert on FPGA and Verilog should bid only...

    €136 (Avg Bid)
    €136 Offre moyenne
    13 offres
    Verilog Design 2 jours left

    I have one architecture, needs the RTL verilog code for the design to be made and followed by placement and routing to derive the power.

    €122 (Avg Bid)
    €122 Offre moyenne
    10 offres

    1. Vivado HLS fixed code optimization 2. Introduction of parallelism and pipeling 3. c-simulation, synthesis and RTL-C cosim verification 4. IP generation in Vivado HL... Introduction of parallelism and pipeling 3. c-simulation, synthesis and RTL-C cosim verification 4. IP generation in Vivado HLS 5. Intergration of IP generated in HLS in Verilog code

    €159 (Avg Bid)
    €159 Offre moyenne
    1 offres
    build mac unit S'est terminé left

    build mac unit using verilog language. I have already done the multypler part and I need help to build the rest

    €33 (Avg Bid)
    €33 Offre moyenne
    9 offres
    verilog skills required S'est terminé left

    Basically I would like to have the verilog coding to build on my basys3 hardware. required to control the LED with left and right pushbutton within a range, to code different frequency for the LED within that range, to code one letter on each 7segment and the speed of the letter being displayed is depend on the frequency coded to the led. to code a

    €23 (Avg Bid)
    €23 Offre moyenne
    4 offres

    FPGA mining hardware - Xiling FPGA - Nexys Video - Can be leveraged from open source bitcoin miner code. - Based on Verilog. - Provide source code, constraints and full recipe for synthesis, implementation and bitstream generation - Connectivity via JTAG to the host (via USB). May consider UART instead, but as a less desirable solution. Mining software:

    €498 (Avg Bid)
    €498 Offre moyenne
    8 offres
    FPGA verilog S'est terminé left

    Using ModelSim or Quartus II for solving some problems i am working on

    €24 (Avg Bid)
    €24 Offre moyenne
    17 offres

    Code will contain encryption and decryption of elliptic curve cryptography

    €98 (Avg Bid)
    €98 Offre moyenne
    1 offres

    Hi, we have project for creating simple RISC processor through vhdl/Verilog. If interested will give more information

    €9 / hr (Avg Bid)
    €9 / hr Offre moyenne
    1 offres

    VHDL/Verilog basic RISC Processor, will give more details if interested

    €6 / hr (Avg Bid)
    €6 / hr Offre moyenne
    1 offres

    This project consists to port some c code (around 50 lines) to Verilog in order to run on a FPGA. Output of the contest Verilog .v source file equivalent of verilog.c testbench .v file equivalent to doSimulation() You can run the C code with "gcc main.c && ./[se connecter pour voir l'URL]" Elements to select the winning bidder: - Partial screenshot of the im...

    €59 (Avg Bid)
    €59 Offre moyenne
    8 offres

    ...with a single bus for a MIPS computer. Found in figure 1 is a top level view of a single core single bus MIPS CPU. Use Quartus to design the list of components found below in Verilog HDL. 1- Register File (16x 32) 2- ALU 3- Instruction Register 4- Control Unit 5- PC register 6- Shift logic unit 7- Conditional logic unit 8- Three-level Cache for the Data

    €278 (Avg Bid)
    €278 Offre moyenne
    6 offres

    matrix multiplication using strassenalg and karatsuba alg and carry select adder

    €36 (Avg Bid)
    €36 Offre moyenne
    6 offres

    This job is ONLY for experienced FPGA - Verilog Programmers. Apply now if you have developed bitstreams for complex applications using Xilinx or Altera FPGAs. We will match your pay with your current income OR more than that (depends on qualification) + Bonus when you deliver expected results + Opportunity to work from home + Chance to work on exciting

    €11 / hr (Avg Bid)
    €11 / hr Offre moyenne
    11 offres

    Hi, I have written (in Verilog) an SDRAM controller (for a Micron SDRAM) which works perfectly. And I have its model (downloaded from Micron's website). I need someone who can write a testbench to verify my controller (using Micron's model). I just need a basic (but good) verification using Modelsim and Verilog.

    €92 (Avg Bid)
    €92 Offre moyenne
    4 offres
    verilog counter S'est terminé left

    need to use Quratz 18.1 to create and simulate a 5 bit counter.

    €55 (Avg Bid)
    €55 Offre moyenne
    7 offres

    I am a Verilog beginner. Need help in instantiating a LUT based memory. The requirements are stated in the [se connecter pour voir l'URL] file.

    €25 (Avg Bid)
    €25 Offre moyenne
    9 offres

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €668 (Avg Bid)
    €668 Offre moyenne
    1 offres

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €166 - €499
    €166 - €499
    0 offres

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €498 (Avg Bid)
    €498 Offre moyenne
    1 offres

    Hi, I have written an SDRAM controller (for a Micron SDRAM) which does not work very well. In the other hand, I have its model (downloaded from Micron's website). I need someone who can write a testbench to verify my controller using Micron's model and fix my controller.

    €261 (Avg Bid)
    €261 Offre moyenne
    11 offres

    I have the hash algorithm that already implemented in c++ and opencl. I want to convert these hash code into VHDL or verilog.

    €553 (Avg Bid)
    €553 Offre moyenne
    23 offres
    Vivado Expert S'est terminé left

    Hello, I am looking for Vivado expert. Only bid experts in C/Python/Verilog Hope don't waste time. Thanks

    €24 / hr (Avg Bid)
    €24 / hr Offre moyenne
    9 offres

    Hi I am looking for RTL SV code for a parameterized mux which takes in input size and select line size accordingly both for one-hot coded and priority coded and it should be synthesizable.

    €101 (Avg Bid)
    €101 Offre moyenne
    3 offres

    Development of a Fpga-miner and the Host mining App. The communication between FPGA and Host App is USB. Details we can discuss in private chat

    €1487 (Avg Bid)
    €1487 Offre moyenne
    8 offres

    ...and friendly working environment - Flexible working hours - Option to learn during working hours (the 90/10 rule) WE REQUIRE: - Advanced knowledge of at least one HDL (VHDL/Verilog/SystemVerilog) - Analytical thinking, self-sufficiency, team collaboration - Advanced English (CEFR level B2 or higher) - Advanced knowledge of computer systems and architecture

    €1126 (Avg Bid)
    €1126 Offre moyenne
    13 offres

    I need someone having expertise in verilog to enhance a processor design to carry out more instructions using Quartus prime software. Further details will be provided. Deadline 3 days. Thanks

    €95 (Avg Bid)
    €95 Offre moyenne
    6 offres

    Development of a Fpga-miner and the Host mining App. The communication between FPGA and Host App is USB. Details we can discuss in private chat

    €660 (Avg Bid)
    €660 Offre moyenne
    1 offres

    ...Output LCD + LCD controller datasheet + init code will be provided. Development board will NOT be provided (you should have your own). VHDL is preferred but not obligatory, Verilog can also be used. Altera family devices should be used. Project should be oriented towards low power and low cost since day 1. Information about further requirements (some

    €683 (Avg Bid)
    €683 Offre moyenne
    9 offres

    - Need to develop bitstream for different algorithm for FPGA boards. - Developer with proven experience with FPGA Verilog. - Can able to code, simulate, synthesize and compile verilog on FPGA. - Would be great if understands concept of Blockchain technology and how it works. - Understand requirements and based on that able to prepare hardware requirements

    €14 / hr (Avg Bid)
    €14 / hr Offre moyenne
    11 offres
    VHDL or Verilog program S'est terminé left

    I need you to develop a Vhdl or Verilog program for image similarity search, by using locality sensitive bloom filter for fpga

    €16 (Avg Bid)
    €16 Offre moyenne
    1 offres

    I need to convert a python code to vhdl code using myhdl.i will attach the python code.

    €20 (Avg Bid)
    €20 Offre moyenne
    2 offres

    ...Evaluating its speed, throughput, area, power consumption, and energy efficiency and comparing the results to Grain-128 and Trivium. I am looking for a candidate expert on VHDL/Verilog and with a Virtex-5 board to work on ISE 14.7. We will use ModelSim and Xilinx ISE tools in this project. The deliverables will be: a. code b. testbenches c. measurements

    €148 (Avg Bid)
    €148 Offre moyenne
    3 offres

    more details will be given in the chat only serious expert and my maximum budget for this task is $100

    €49 (Avg Bid)
    €49 Offre moyenne
    24 offres

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €908 (Avg Bid)
    €908 Offre moyenne
    4 offres

    The task is to develop the implementation of the keccak256 algorithm for FPGA XILINX xcku035-1ffva1156c. Verilog / VHDL development language (Xilinx Vivado Design Suite) Functional check on any available board. Requirements for implementation: 1. The algorithm should work in accordance with [se connecter pour voir l'URL]; a. The source can

    €550 (Avg Bid)
    €550 Offre moyenne
    3 offres
    find fpga projects S'est terminé left

    Hi somebody needed for find fpga (verilog-vhdl) remote projects I paid 20% commission for each project

    €407 (Avg Bid)
    €407 Offre moyenne
    10 offres
    Matlab Codnig S'est terminé left

    I need the matlab developer and verilog developer

    €549 (Avg Bid)
    €549 Offre moyenne
    17 offres
    16-point FFT S'est terminé left

    verilog code for radix-4 16 point fft

    €13 (Avg Bid)
    €13 Offre moyenne
    8 offres

    i want a verilog coding regarding radix-4 16 point FFT. so i need expert help.

    €14 (Avg Bid)
    €14 Offre moyenne
    4 offres