Filtrer

Mes recherches récentes
Filtrer par :
Budget
à
à
à
Compétences
Langues
    État du travail
    4,805 verilog ascii travaux trouvés au tarif de EUR

    ...les messages. Certains nouveaux serveurs sont apparus, comme Postfix, Qmail de Daniel J. Bernstein, Exim et Exchange de Microsoft. Comme le protocole utilisait du texte en ASCII (7 bits), il ne fonctionnait pas pour l'envoi de n'importe quels octets dans des fichiers binaires. Pour pallier ce problème, des standards comme MIME ont été développ&eacut...

    €19 / hr (Avg Bid)
    €19 / hr Offre moyenne
    2 offres
    Codez un logiciel S'est terminé left

    ...caractères ne dépassera pas 255 caractères. - Les chaînes de caractères ne contiendront pas de guillemets. - Les chaînes de caractères ne contiendront que des caractères ASCII entre 0x20 et 0x7E, inclusivement. Pas de caractères accentués. 2. Le second fichier « [url removed, login to view] » contient un t...

    €21 (Avg Bid)
    €21 Offre moyenne
    5 offres
    mips assembleur S'est terminé left

    ...caractères ne dépassera pas 255 caractères. - Les chaînes de caractères ne contiendront pas de guillemets. - Les chaînes de caractères ne contiendront que des caractères ASCII entre 0x20 et 0x7E, inclusivement. Pas de caractères accentués. 2. Le second fichier « [se connecter pour voir l'URL] » contie...

    €55 (Avg Bid)
    €55 Offre moyenne
    6 offres
    Systemverilog-UVM tracer S'est terminé left

    Tracer using System verilog & UVM

    €255 (Avg Bid)
    €255 Offre moyenne
    4 offres
    verilog project mips S'est terminé left

    MIPS ALU design

    €26 / hr (Avg Bid)
    €26 / hr Offre moyenne
    1 offres

    Requirements: - Proficient in Verilog/VDHL and C/C++ - Experienced with Xilinx Vivado - Experienced in debugging on ILA/JTAG Preferred Qualifications: - Familiar with AXI interface - Familiar with wireless communication system VLNComm has several current working FPGA projects and one incomplete FPGA project in development on the topic of visible

    €3949 (Avg Bid)
    €3949 Offre moyenne
    21 offres

    ...Laptop SSD and then invoke our OpenCV toolset to process the same. Once the metrics have been generated within Open CV, we intend to export this string of five csv values, in ASCII format, to our automated sorting application. If this sounds like something that you might be interested in, please mail be back and advise me accordingly. If so, I can quickly

    €110 (Avg Bid)
    €110 Offre moyenne
    1 offres

    ...Laptop SSD and then invoke our OpenCV tools to process the same. Once the metrics have been generated within Open CV, we intend to export this string of five values, in csv / ASCII format, to our automated sorting application. If this sounds like something that you might be interested in, please mail be back and advise me accordingly. If so, I can prepare

    €9 (Avg Bid)
    €9 Offre moyenne
    1 offres
    XML generation 4 jours left

    Create a XML file from a LOG file in txt ascii format. The program has to able to fill XML using the following structure: <NewDataSet> <Data> <Date>020818</Date> <Time>153203</Time> <Latitude>-22.988853</Latitude> <Longitude>-69.067215</Longitude> <SpeedGPS>0.0</SpeedGPS> <HeadingGPS>0&...

    €100 (Avg Bid)
    €100 Offre moyenne
    36 offres

    Науково-дослідний проект в галузі неруйнівного контролю. ____________________________________________________________ Scientific research project in the field of non-destructive testing.

    €343 (Avg Bid)
    €343 Offre moyenne
    3 offres

    I know where the notes are, they are stored in a encryptedencoded format in one of the tables. I can extract them but the ascii text that makes the note data is all encoded by some hash or something. I need someone who is familiar with the method used to encode the data and can provide a method to decode DO NOT BID IF YOU HAVE NEVER WORKED WITH THIS

    €22 (Avg Bid)
    €22 Offre moyenne
    1 offres

    Verilog expert required for task on Digital Systems Deadline 2 Days Budget 30 usd. Details will be shared with interesting bidders

    €57 (Avg Bid)
    €57 Offre moyenne
    18 offres

    ...or otherwise: String test = "IN;IP;SP1;PU0,0;PD100,0,100,100,0,100,0,0;PU50,50;"; (I have the files HPGL files containing the commands) And it should send the string in ASCII chars to the plotter using the 'Android Developers' specificacions, somewhat like this: private void print(final UsbDeviceConnection connection, final UsbInterface usbInterface)

    €187 (Avg Bid)
    €187 Offre moyenne
    7 offres
    Teraterm GUI Skin S'est terminé left

    ...allows the user to adjust a number of variables via a USB serial port. I'm currently using an open source Terminal program called Terra term to talk to the device using a simple ASCII command e.g. A = 50.123 followed by a carriage return. There are 19 variables (A to T) which at the present time require the user to input a numeric value manually using the

    €369 (Avg Bid)
    €369 Offre moyenne
    19 offres

    ...INFILE, and then save into a log table the results (pull_log). Requirements: - The sftp key shall be retrieved from mysql - Transfer shall make sure the content is only text ascii - Files bigger than 20M shall be dropped (max size defined in config) - Post comments in the scripts (file2) Also, I need a another script I would call via jquery/Ajax with

    €165 (Avg Bid)
    €165 Offre moyenne
    10 offres

    ...fix what need to be fixed, for example shipment method now give only wholesale shipment method 2 type, need to add other option as well. in the end I need to receive clean ASCII file base on clean cod in order, the "." (point) should be always in order to same line in a row like attach txt file and some more instruction I will give. there is another

    €136 (Avg Bid)
    €136 Offre moyenne
    16 offres

    I need a script written to access a public domain API, to return data in an easily edited format, in ASCII (due to certain special characters) with as much data as possible. This, for the right skillset, should be a quick and easy job.

    €27 (Avg Bid)
    €27 Offre moyenne
    7 offres
    update xml file S'est terminé left

    ...simple program that can take an XML file and update three values, creating a new XML file using additional data provided in a text file. 1.- Files required: .xml and .pos (ascii text file) Check attached files to identify structures 2.-Create a new XML with the same structure and fill it with data as described below 3.- Read Time in XML file and check

    €70 (Avg Bid)
    €70 Offre moyenne
    13 offres
    FPGA TCPIP implementation S'est terminé left

    FPGA TCPIP implementation using Verilog

    €18 / hr (Avg Bid)
    €18 / hr Offre moyenne
    16 offres

    ...STM32F103 and STP16CPC26XTR (16 channels led driver controller) The software can receive information via RS485 (serial port) and CAN BUS. You can receive 5 frames: Left Text (5 ASCII char) (5 bytes) Right Text (5 ASCIIchar) (5 bytes) State of linear bar, state of curved bar and state of arrows and central LEDs (2 Bytes) Brightness level (1 Byte). General

    €55 (Avg Bid)
    €55 Offre moyenne
    7 offres

    ...STM32F103 and STP16CPC26XTR (16 channels led driver controller) The software can receive information via RS485 (serial port) and CAN BUS. You can receive 5 frames: Left Text (5 ASCII char) (5 bytes) Right Text (5 ASCIIchar) (5 bytes) State of linear bar, state of curved bar and state of arrows and central LEDs (2 Bytes) Brightness level (1 Byte). General

    €34 (Avg Bid)
    €34 Offre moyenne
    9 offres

    Verilog digital logic deisgn simple work

    €20 (Avg Bid)
    €20 Offre moyenne
    18 offres
    assembly language project S'est terminé left

    ...next character in the message into its ASCII code. ASCII (as mentioned in Chapter 4) assigns a unique integer value to each character. For example, the ASCII value for the letter A is 65, whereas the ASCII value for the letter B is 66. 2. Convert the ASCII value from decimal to binary. To support 256 distinct ASCII codes, we need to use eight binary dig...

    €4 / hr (Avg Bid)
    €4 / hr Offre moyenne
    18 offres

    I have Altera Verilog source code. This is crosspoing from Altera. Add a special feature (essential) to enable any one input (DI) to connect simultaneously to ALLoutputs (DO). Likely part would be EPM570T100I5. You can get source code follow link. [se connecter pour voir l'URL]

    €40 (Avg Bid)
    €40 Offre moyenne
    16 offres

    ...the site. 3) Looking at the page [se connecter pour voir l'URL], please notice that in the bottom-left block of text there are some non-ascii characters which are not being rendered correctly. These should be "curly" quotes I think. Let's make sure that our code will do the HTML-escaping needed to display these characters

    €130 (Avg Bid)
    €130 Offre moyenne
    14 offres

    I have a simple Verilog project. This is very simple. I attached a Logic diagram. Please reference this. Thanks for advance.

    €20 (Avg Bid)
    €20 Offre moyenne
    22 offres
    Simple Verilog Program. S'est terminé left

    I want to Verilog programmer. This job i This is very simple. I attached image for logic. You can write code on QuartusII. and then the code must be compiled. Please check image and place bid. Thanks.

    €19 (Avg Bid)
    €19 Offre moyenne
    17 offres

    ...Show our character animated the way the original Demo character was animated - The character can be replaced by another before startup Available: - Sample FBX characters in ASCII FBX Format with Mesh, Skeleton, Skinning and Texture - Demo Scene - Runtime FBX loader code from Github Our Character Sample (Bodysize may vary among characters!) https://drive

    €473 (Avg Bid)
    €473 Offre moyenne
    11 offres
    Verilog design project S'est terminé left

    Verilog and Quartus based programming. The project requires a working alarm clock with certain specifications to be met when certain switches are activated.

    €18 / hr (Avg Bid)
    €18 / hr Offre moyenne
    20 offres
    Verilog program counter S'est terminé left

    Program counter to be simulated with testbench and implemented on De0-cv fpga. Please see file for exact specificiations and criteria.

    €115 (Avg Bid)
    €115 Offre moyenne
    19 offres

    Design an Alarm Clock using Verilog and implement it on DE0-CV board using HEX display. Design Specifications for the Alarm Clock • Time should be displayed on the 6-digits of the 7-segment display (HHMMSS). o The left two digits will be the hour, middle two digits will display the minutes and the right two digits will display the seconds. (the period

    €107 (Avg Bid)
    €107 Offre moyenne
    13 offres
    System Verilog Trainer S'est terminé left

    We are looking for a System Verilog Training for few Engineers in our premises.

    €1749 (Avg Bid)
    €1749 Offre moyenne
    5 offres

    1. Search on the internet for 'point & figure technical analysis / charting packages'. 2. I would like the P&F charting program to take us input from an ASCII file with the following format - date stock open high low volume open_interest for each trading day; and 3. produce a point and figure chart based on various reversal options and price movements

    €305 (Avg Bid)
    €305 Offre moyenne
    11 offres

    I am currently working on enhancing an existing system to accommodate a machine vision size and color measurement functionality. The hardware configuration c...running Windows 10. I am looking for a party to review a set of captured images and develop the size and color measurement tools in OpenCV and configure the output for export in ASCII format.

    €427 (Avg Bid)
    €427 Offre moyenne
    18 offres

    Design Pipeline processor for RISC based instruction set on Xilinx ISE verilog for Spartan 3E board. Instruction set is given and we need certain kind of output based on designed assembly code. Code should be loaded on Instruction memory and it's already done. we have only 2 days for that but processor is 8bit and instruction is 16bit

    €88 (Avg Bid)
    €88 Offre moyenne
    8 offres
    3 Level MAZE in ASSEMBLER S'est terminé left

    ...maze-type game in a program writting the program in ASSEMBLER. The game should respond to keyboard input and move at least one character player avatar through a maze built with ASCII characters. The maze should have 3 levels only, once you pass one maze you pass to the next one. There is not time limit. There is not menu. It should be as simple as possible

    €40 (Avg Bid)
    €40 Offre moyenne
    4 offres
    System Verilog Project 5 S'est terminé left

    ALU The ALU should be coded using these integer operations *, +, -, and /. Register File The register file must be implemented in a separate module. Hex display The hex display must be implemented using a function that converts digits to 7 segment display segments.

    €107 (Avg Bid)
    €107 Offre moyenne
    19 offres

    The task is to georeferencing lidar data (read from ascii file) (structure ascii/headline: laser_id azi intensity elev dis mode GPS_Week GPS_microseconds x y z pps gps_valid), using precise trajectory from ascii (structure ascii/headline: GPSTime Latitude Longitude H-Ell X-ECEF

    €160 (Avg Bid)
    €160 Offre moyenne
    10 offres
    Alarm clock Verilog S'est terminé left

    Design an Alarm Clock using Verilog and implement it on DE0-CV board using HEX display.

    €162 (Avg Bid)
    €162 Offre moyenne
    15 offres

    i need to design 8 bit pipeline line processor in xilinx ISE. It should be in verilog. there is 3 type of instruction set.

    €76 (Avg Bid)
    €76 Offre moyenne
    5 offres
    Verilog Coding expert needed S'est terminé left

    Hello, I need some help with Verilog coding. I already have the code but Im having errors and cant compile it. Also, I need hepl with implementing testbench. Teamviewer required to debug the code and I can send you the document to take a look at the project.

    €93 (Avg Bid)
    €93 Offre moyenne
    11 offres

    Hi, I have opencv python programs want to implement them on the ZYNQ SoC. To be in precise want to implement custom object detection(using opencv, tensorflow) on to ZYN...them on the ZYNQ SoC. To be in precise want to implement custom object detection(using opencv, tensorflow) on to ZYNQ board. And also converting the python program to VHDL/Verilog.

    €116 (Avg Bid)
    €116 Offre moyenne
    7 offres

    - Development Environment Tool : Xilinx Vivado and SDK Latest version Device : Xilinx Zynq7045 HDL : Verilog HDL Required IP Module :HDMI_RX, HDMI_TX Using PG235 [se connecter pour voir l'URL] Using PG236 [se connecter pour voir l'URL]

    €113 (Avg Bid)
    €113 Offre moyenne
    3 offres

    ...anthropomorphic elements and cyber elements) - it can recall a man or an animal but must be reinterpreted in a unique and original way - it can have references to pixel-art, ascii-art and source code - it can have references to the arcade games of the 80s - it may have references to the cyberpunk cinematography of the 80s (eg: Tron) - it can have references

    €308 (Avg Bid)
    À la une Garanti Scellé Meilleur concours
    €308
    77 propositions

    ...reading process to copy the infrared signal will be as follows: When it is received by means of UART "T0" (ASCII FORMAT), the signal coming from the remote control 1 will be copied and recorded. When it is received by means of UART "T1" (ASCII FORMAT), the signal coming from the remote control 2 will be copied and recorded. All of the above until completing

    €98 (Avg Bid)
    €98 Offre moyenne
    7 offres

    Hello, I have the complete knowledge of languages like shell, perl, python, verilog and system verilog.

    €63 (Avg Bid)
    €63 Offre moyenne
    1 offres
    Project for Iqra Software .. S'est terminé left

    Hi Iqra Software .., I noticed your profile and would like to offer you my project. We can discuss any details over chat. How many of your team members ar...Iqra Software .., I noticed your profile and would like to offer you my project. We can discuss any details over chat. How many of your team members are experienced with Verilog FPGA programing?

    €37 / hr (Avg Bid)
    €37 / hr Offre moyenne
    1 offres

    To develop a program for the PIC16F84A using either MPLAB X IDE simulator software. The PIC16F84A has 8 LEDs connected to Port B. The program is to convert a number (10 ASCII characters), taken in reverse order, one character at a time, to Gray code. Each converted character is to be displayed on 4 of the LEDs connected to Port B (B0 to B3) of the

    €26 (Avg Bid)
    €26 Offre moyenne
    16 offres
    Image encryption S'est terminé left

    I need image encryption using verilog on FPGA board

    €706 (Avg Bid)
    €706 Offre moyenne
    13 offres