Fpga rentacoderemplois

Filtrer

Mes recherches récentes
Filtrer par :
Budget
à
à
à
Type
Compétences
Langues
    État du travail
    6,833 fpga rentacoder travaux trouvés au tarif de EUR
    Electrical Engineering S'est terminé left

    conception des parties commande des systèmes industrielles (FPGA , Microcontrôleur , automate programmable industrielle , Arduino .....). conception des schémas électriques.

    €100 (Avg Bid)
    €100 Offre moyenne
    13 offres

    Je travaille sur la programmation d'une imprimante 3D sur Le FPGA, je voudrai avoir de l'aide, Mon projet consiste a Controller 3 moteur pas a pas pour dessiner sur un sol mobile avec un moteur au milieu pour envoyer de plastique fondu

    €31 - €258
    €31 - €258
    0 offres
    Altera FPGA PCIe card S'est terminé left

    Altera FPGA PCIe card main chip: Altera Cyclone IV CGX functions: ADC/DAC, PCIe 1.1 x4, DDR2,

    €629 - €1259
    €629 - €1259
    0 offres
    FPGA design S'est terminé left

    multipliers

    €232 (Avg Bid)
    €232 Offre moyenne
    1 offres

    Need to implement different logics using primitives like IDELAYE3 / ODELAYE3 primitives to calculate delays accurately with few PS resolution.

    €248 (Avg Bid)
    €248 Offre moyenne
    5 offres

    Hi, i have this coding about image processing using verilog that i took from here [se connecter pour voir l'URL] but i have a problem trying to make it synthesizable. Can you help me with that?

    €44 (Avg Bid)
    €44 Offre moyenne
    6 offres

    Hello, I have an accelerometer (I2C) and I want to read it and print the output on the terminal through UART. The code must be written in Verilog or SystemVerilog targeting Xilinx FPGAs. It will be tested in a Digilent Cmod A7. Design: I2C Master <-> FSM <-> UART

    €144 (Avg Bid)
    €144 Offre moyenne
    5 offres

    I need someone who can Implement optimized bitsteam for both card types cvp13 as well as bcu1525 .As well as DNA locked pc [se connecter pour voir l'URL] file. It should be a Bitsteam and miner application for both cvp13 and bcu1525. Kawpow algorithm minimum hashrate of 400mh for bcu and 650 for cvp I pay you 250 € after successful test From my experience guys are taking a pc miner ve...

    €194 (Avg Bid)
    €194 Offre moyenne
    2 offres

    Anyone interest in building FPGA to mine bitcoin or other type of crypto currencies.

    €458 (Avg Bid)
    €458 Offre moyenne
    5 offres

    The LimeSDR-USB allows to either transmit signals at once or schedule them. In all cases the samples must be passed from the host to the device at each call, which can take time due to the USB speed and latency. We would like to be able to just tell the device to transmit a specific type of signal, either at once or at a specific timestamp, without passing the samples each time. The different sig...

    €2559 (Avg Bid)
    €2559 Offre moyenne
    8 offres

    Job Description :- We are a group building high performance configurable ASIC IPs that can fit inside a variety of products ranging from low power IoT ASICs to good performance Desktop/Server ASICs. The work centers around some of the advanced areas of chip design such as Cache Coherency, Virtual Channels and traffic performances, Pipelining for high-speed data and control logic, Clock-gating ...

    €445 (Avg Bid)
    €445 Offre moyenne
    10 offres
    Xilinx FPGA Expert S&#039;est terminé left

    Xilinx SOC expert is required for a line of projects focusing on AI as a service, where we will build a SOC based server accessible from the cloud. The ideal candidate needs to be experienced with VIVADO, VITIS, HLS, and OpenCL. The ideal candidate must be an AXI4 expert and has real life experience with HLS, we will not teach anybody what's HLS and how he is supposed to use it, so please onl...

    €471 (Avg Bid)
    €471 Offre moyenne
    5 offres
    Xilinx FPGA coding S&#039;est terminé left

    Xilinx SOC expert is required for a line of projects focusing on AI as a service, where we will build a SOC based server accessible from the cloud. The ideal candidate needs to be experienced with VIVADO, VITIS, HLS, and OpenCL. The ideal candidate must be an AXI4 expert and has real life experience with HLS, we will not teach anybody what's HLS and how he is supposed to use it, so please onl...

    €540 (Avg Bid)
    €540 Offre moyenne
    8 offres

    Skillset Requirements : - Work with Hardware and Design Engineer to define the Board Design Architecture, system requirements, component selections and implementation. - Accountable for developing FPGA designs, board bringup, retrospective, continuous improvements and documentation at system level. - Work on RTL coding using Verilog, performing simulations using ModelSim or QuestaSim, proficient i...

    €477 (Avg Bid)
    €477 Offre moyenne
    4 offres

    Practical FPGA Design and Interfacing Structure of exam: Programming using Quartus Prime Software : Quartus Prime 18.1 Language: Verilog HDL

    €105 (Avg Bid)
    €105 Offre moyenne
    7 offres

    Subject:Practical FPGA Design and Interfacing Topic cover : State machine Structure: Programming using Quartus Prime

    €101 (Avg Bid)
    €101 Offre moyenne
    7 offres
    Project for Damian L. -- 2 S&#039;est terminé left

    Microcontrollers and FPGA Expert

    €20 (Avg Bid)
    €20 Offre moyenne
    1 offres
    verilog calculator S&#039;est terminé left

    Verilog simple calculator using FPGA with 4x4 keypad and 7 segment display

    €92 (Avg Bid)
    €92 Offre moyenne
    8 offres

    We need a engineer to help make fpga design for carrier board,if you have experience to do this job,then please contact me,thanks.

    €138 (Avg Bid)
    €138 Offre moyenne
    5 offres

    Expert in FPGA-Xilinc ARTY A7-100 T and RISC-V for correcting a design model.

    €42 (Avg Bid)
    €42 Offre moyenne
    2 offres

    Expert trainer in FPGA-Xilinc ARTY A7-100 T and RISC-V for 5 hours in supporting a design model. Per hour $2 to $5.

    €8 - €25
    €8 - €25
    0 offres

    To design convolutional neural network with various techniques (simple loops, with hardware loops, with loop unrolling and the combination of hardware loops and loop unrolling) using python, to convert the python code to verilog HDL and implement it using fpga.

    €190 (Avg Bid)
    €190 Offre moyenne
    4 offres
    basic game in 7 segment display S&#039;est terminé left

    need to build a basic football game on FPGA and Xilinx. left side of the screen will be goal of one of the player and right side the other. Need to set 2 button. One of them for one player and one of them for other. In the middle there will be number 1 and it goes left and then to right. When it goes to left and player press the button, that number 1 will go right side. Therefore, players will be ...

    €73 (Avg Bid)
    €73 Offre moyenne
    4 offres

    Simscape Simulation, GUI, Matlab Basically it is about linear actuator and I am using stepper motor (Complete: 10 June 2021 (Malaysian Time 12pm) (When Start Give Progress Everyday) (Make sure no copy paste codes or anything from any internet sources) Watch this youtube video basically it like this but I am using component in my proposal [se connecter pour voir l'URL] This project basica...

    €163 (Avg Bid)
    €163 Offre moyenne
    12 offres

    Simscape Simulation, GUI, Matlab Basically it is about linear actuator and I am using stepper motor (Complete: 10 June 2021 (Malaysian Time 12pm) (When Start Give Progress Everyday) (Make sure no copy paste codes or anything from any internet sources) Watch this youtube video basically it like this but I am using component in my proposal [se connecter pour voir l'URL] This project basica...

    €107 (Avg Bid)
    €107 Offre moyenne
    6 offres

    Simscape Simulation, GUI, Matlab Basically it is about linear actuator and I am using stepper motor (Complete: 10 June 2021 (Malaysian Time 12pm) (When Start Give Progress Everyday) (Make sure no copy paste codes or anything from any internet sources) Watch this youtube video basically it like this but I am using component in my proposal [se connecter pour voir l'URL] This project basica...

    €197 (Avg Bid)
    €197 Offre moyenne
    6 offres
    Xilinx FPGA project S&#039;est terminé left

    We are looking for a senior FPGA developer who has great experience with FPGA. If you can find LVDS/DSI IP Core license, it would be great for us. We will provide detailed documentation to shortlist candidates. Please feel free to contact us.

    €467 (Avg Bid)
    €467 Offre moyenne
    7 offres
    FPGA Developper S&#039;est terminé left

    I need someone for a small project related with VHDL and counters experience with Xilinx will be apricated. is a very easy project so i think will not take much time also may be asked for an extra hour to explain the code (will be paid)

    €6 / hr (Avg Bid)
    €6 / hr Offre moyenne
    8 offres
    FPGA developer S&#039;est terminé left

    We are looking for a senior FPGA developer who has great experience with FPGA. If you can find LVDS/DSI IP Core license, it would be great for us. We will provide detailed documentation to shortlist candidates. Please feel free to contact us.

    €431 (Avg Bid)
    €431 Offre moyenne
    9 offres

    cần code verilog theo bài báo này [se connecter pour voir l'URL]

    €52 (Avg Bid)
    €52 Offre moyenne
    4 offres

    Do you have experience with the Arduino Vidor FPGA board? Could you write code that uses the FPGA in this board to perform high speed parallel text processing of strings passed to the board via serial? Please let me know if you are interested. I have attached a screenshot, This is the ultimate goal, but I am hoping to first find out what is possible (and what is pragmatic). Another way of looking...

    €113 (Avg Bid)
    €113 Offre moyenne
    8 offres

    We are an FPGA based data center. We are looking for FPGA developers to test our next cloud. We are also offer partnership opportunities.

    €23 / hr (Avg Bid)
    €23 / hr Offre moyenne
    8 offres
    Project for Mykyta M. S&#039;est terminé left

    We are looking for FPGA developers to test our new FGPA accelerated cloud. Interested?

    €34 (Avg Bid)
    €34 Offre moyenne
    1 offres

    I need someone who can build a prototype for an FPGA based streaming audio amplifier project. You must have a spectrum/distortion analyzer. Deliverable: Prototype hardware with firmware/software -Receive streaming Audio stack in ARM -Audio is output thru FPGA via 14 bit PWM -integrated small power amplifier

    €1348 (Avg Bid)
    €1348 Offre moyenne
    16 offres

    An asynchronous SPI slave is required that shall connet to an SPI master at 20MHz SPI SCLK frequency. The SPI slave exists inside an FPGA. The SPI master exists inside a microcontroller. The FPGA system clock is going to be 40MHz-60MHz. The SPI SCLK and the FPGA system clock are asynchronous. The SPI slave is used to read/write fabric RAM registers that control the behaviour of the FPGA design or...

    €206 (Avg Bid)
    €206 Offre moyenne
    14 offres
    Vivado Xilinx FPGA Programmer S&#039;est terminé left

    I have a few Xilinx Alveo U250 FPGA boards that need to be benchmarked for performance before investing in more boards. Scenarios will include data processing with TensorFlow and cryptocurrency mining capabilities and benchmarks. The developer should be comfortable with Xilinx Vivado, Linux and C++. Any experience with TensorFlow and cyrptocurrency miners like ethminer and/or cpuminer are a bonus

    €3496 (Avg Bid)
    €3496 Offre moyenne
    6 offres

    SECURED PORTABLE ECG MONITOR FOR HIGH SENSITIVE PATIENT DATA PROTECTION USING AES ALGORITHM I need an AES encryption and decryption in C . Then I need to apply in FPGA to encrypt and decrypt an ECG signal data The input data will be an ECG signal ya Advanced Encryption Standard coding in C programming

    €148 (Avg Bid)
    €148 Offre moyenne
    4 offres

    SECURED PORTABLE ECG MONITOR FOR HIGH SENSITIVE PATIENT DATA PROTECTION USING AES ALGORITHM I need an AES encryption and decryption in C . Then I need to apply in FPGA to encrypt and decrypt an ECG signal data The input data will be an ECG signal ya Advanced Encryption Standard coding in C programming

    €185 (Avg Bid)
    €185 Offre moyenne
    6 offres

    Need an expert in assembly and CPU on FPGA

    €63 (Avg Bid)
    €63 Offre moyenne
    3 offres

    Image processing on FPGA using [se connecter pour voir l'URL] a image and do threshold operation like this

    €57 (Avg Bid)
    €57 Offre moyenne
    3 offres

    Hi, I have an accelerometer (I2C) and I want to read it and print the output on the terminal through UART. The code must be written in Verilog or SystemVerilog targeting Xilinx FPGAs. It will be tested in a Digilent Cmod A7. Design: I2C Master <-> FSM <-> UART

    €18 (Avg Bid)
    €18 Offre moyenne
    2 offres

    SECURED PORTABLE ECG MONITOR FOR HIGH SENSITIVE PATIENT DATA PROTECTION USING AES ALGORITHM I need an AES encryption and decryption in C . Then I need to apply in FPGA to encrypt and decrypt an ECG signal data The input data will be an ECG signal ya Advanced Encryption Standard coding in C programming

    €173 (Avg Bid)
    €173 Offre moyenne
    3 offres

    I need a working code in Verilog that is able to successfully simulate, synthesize and generate bitstream on Xilinx Vivado for FPGA. The code should be able to implement a Convolutional Neural Network and take as input weights and biases from a pretrained model in Python and then use them to identify the 28x28 pixel test image from a MNIST database. Whatever digit is identified by the code, releva...

    €256 (Avg Bid)
    €256 Offre moyenne
    10 offres

    Hi! I want to deploy a custom RISC-V processor on FPGA. There are two tasks: 1. Deploy the core to run C codes on it and blink an LED (the core is implemented in Verilog and synthesizable). 2. Boot Linux Kernel (files are ready). I want to deploy the processors on the ZCU102 Zynq MPSoC Board (Zynq UltraScale) FPGA.

    €420 (Avg Bid)
    €420 Offre moyenne
    6 offres

    The task is to improve the existing kernel module or develop its minimal implementation. The kernel module is designed to control PCIe device, Xilinx FPGA board (FPGA code is already developed). FPGA board have 4 digital GPIO's configured as inputs and generate an interrupt on the PCIe bus - MSI interrupt with number 0-3, each number corresponds to one exact GPIO pin. The kernel module must r...

    €208 (Avg Bid)
    €208 Offre moyenne
    3 offres

    SECURED PORTABLE ECG MONITOR FOR HIGH SENSITIVE PATIENT DATA PROTECTION USING AES ALGORITHM I need an AES encryption and decryption in C . Then I need to apply in FPGA to encrypt and decrypt an ECG signal data The input data will be an ECG signal ya Advanced Encryption Standard coding in C programming

    €17 (Avg Bid)
    €17 Offre moyenne
    1 offres

    SECURED PORTABLE ECG MONITOR FOR HIGH SENSITIVE PATIENT DATA PROTECTION USING AES ALGORITHM I need an AES encryption and decryption in C . Then I need to apply in FPGA to encrypt and decrypt an ECG signal data The input data will be an ECG signal ya Advanced Encryption Standard coding in C programming

    €8 - €25
    €8 - €25
    0 offres

    Hi, I've the report and coding with further instruction. The freelancer needs to make the video of software simulation Video of State Machine Implantation; FPGA vs Microcontrollers in keil software ( [se connecter pour voir l'URL]) Let me knock expert freelancer to get the job.

    €152 (Avg Bid)
    €152 Offre moyenne
    3 offres
    Ether Bitstream software S&#039;est terminé left

    I am looking for someone who can design FPGA mining bitstreams . I'm looking for someone who can work with me long term . This is a very serious project. Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest prio...

    €1075 (Avg Bid)
    €1075 Offre moyenne
    4 offres