E1 framer vhdlemplois

Filtrer

Mes recherches récentes
Filtrer par :
Budget
à
à
à
Type
Compétences
Langues
    État du travail
    2,663 e1 framer vhdl travaux trouvés au tarif de EUR

    écrire un code vhdl , pour DE0 nano , permettant de lire la température a partir d'une entrée analogique avec un LM19 et en sortie il faut emmètre des son avec un buzzer ( différent fréquence en fonction de la température )

    €32 (Avg Bid)
    €32 Offre moyenne
    2 offres

    Nous avons la possibilité de produire des ASIC en quantité, nous avons une usine en chine, et nous voulons joindre la vague des miner de crypto monnaie .. Nous recherchons un passionné qui saura designer l'ASIC pour miner différente monnaie etc .. Merci

    €5130 (Avg Bid)
    €5130 Offre moyenne
    1 offres

    je suis suposé faire un projet en VHDL de A jusqu'à Z , je manipule bien le logiciel je peux decrire aussi que simuler et implémenter sur une carte FRGA , mais je me crois pas au niveau pour bien choisir un sujet ( je suis débutant , je connais pastrop sur ce que peut faire ce merveilleux logiciel ) aussi que faire l'architecture globale du projet

    €133 (Avg Bid)
    €133 Offre moyenne
    3 offres

    I would like to implement a calculator which takes inputs from the ps2 keyboard and displays them on 7 segment.

    €51 (Avg Bid)
    €51 Offre moyenne
    5 offres

    I am looking for a skilled framer/drywaller/finisher. give me a price per sheet.

    €8063 (Avg Bid)
    €8063 Offre moyenne
    2 offres
    AXNET VoIP 5 jours left

    I am Peter from Rwanda/ Africa. I am looking someone who can configure Skinny & SIP on our Cisco call manager express. We currently have E1 service which is active as well. Proposed Features: 1. Incoming and outgoing calls 2. Music on hold 3. Call transfer 4. Call park 4. Voicemail 5. Auto-attendant 6. Billing We have different brands of IP phones

    €458 (Avg Bid)
    €458 Offre moyenne
    2 offres

    We have a Cisco AS5400 Universal Gateway which needs to be configured via an E1 ss7 . The Cisco gateway would interface with with TDM E1S and SIP Interface. We need to establish the Voice signalling via ISUP Controller which would be configured in the CISCO AS5400 via SLT interface via IP.

    €585 (Avg Bid)
    €585 Offre moyenne
    4 offres
    Online Tutor Embedded C/C++ 2 jours left
    VERIFIÉ

    Tutor/Mentor Required(Online): -- Good knowledge of Embedded c/c++ and VHDL -- Good Experience with Renesas Microcontrollers and e2 Studio

    €7 / hr (Avg Bid)
    €7 / hr Offre moyenne
    9 offres

    Muktiplexer of 2 to 1 in vhdl using tje software xillinix

    €18 (Avg Bid)
    €18 Offre moyenne
    3 offres

    more details will be given in the chat only serious expert and my maximum budget for this task is $100

    €49 (Avg Bid)
    €49 Offre moyenne
    24 offres

    The task is to develop the implementation of the keccak256 algorithm for FPGA XILINX xcku035-1ffva1156c. Verilog / VHDL development language (Xilinx Vivado Design Suite) Functional check on any available board. Requirements for implementation: 1. The algorithm should work in accordance with [se connecter pour voir l'URL]; a. The source can

    €550 (Avg Bid)
    €550 Offre moyenne
    3 offres
    find fpga projects S'est terminé left

    Hi somebody needed for find fpga (verilog-vhdl) remote projects I paid 20% commission for each project

    €406 (Avg Bid)
    €406 Offre moyenne
    10 offres
    4 bit alu implemenation S'est terminé left

    need report on vhdl of 4 bit alu

    €86 (Avg Bid)
    €86 Offre moyenne
    23 offres

    Hi,eveyone.I need a signal processing coding for my work using altra quartus II and VHDL.

    €83 (Avg Bid)
    LDN
    €83 Offre moyenne
    7 offres
    implementation of 4 bit alu S'est terminé left

    Implementation of 4 bit alu in VHDL using the software Xillinix ISE I Need report on circuits diagrams, truth table, and simulations results the structure report should go by 1-introduction 2-block diagram 3-Technical Words 4-Implementations 5-Results 6-Conclusion

    €123 (Avg Bid)
    €123 Offre moyenne
    6 offres

    ...the Project Owner, which can result in cancellation of this Project and funds being held in escrow being returned to the Project Owner. *** Background: We have an Office 365 E1 License that we are working with (SharePoint, Document Stores, Skype for Business, OneDrive, Exchange, Azure, etc). We have purchased and are looking for a FreeLancer to implement

    €1991 - €3318
    Scellé
    €1991 - €3318
    13 offres
    DIVERSUS Prototype Hourly S'est terminé left

    We are building a prototype for a new kind of communication infrastructure. We have developed a new usab...prototype for a new kind of communication infrastructure. We have developed a new usability paradigm. The project is open source (GPL 3). We are looking for a skilled Framer designer (now Framer X), who nows well how to work with code components.

    €10 / hr (Avg Bid)
    €10 / hr Offre moyenne
    3 offres
    DIVERSUS Prototype S'est terminé left

    We are building a prototype for a new kind of communication infrastructure. We have developed a new usab...prototype for a new kind of communication infrastructure. We have developed a new usability paradigm. The project is open source (GPL 3). We are looking for a skilled Framer designer (now Framer X), who nows well how to work with code components.

    €411 (Avg Bid)
    €411 Offre moyenne
    16 offres
    FFT working in VHDL S'est terminé left

    I want a VHDL code to achieve a N point FFT

    €121 (Avg Bid)
    €121 Offre moyenne
    16 offres

    My Website does not work anymore because of the old php version. I had 5.4 or 5....old php version. I had 5.4 or 5.3. and strato does work starting from 5.6. The platform is X3M The mistake shown Call-time pass-by-reference has been removed in /mnt/web211/e1/99/51889299/htdocs/inc/[se connecter pour voir l'URL] on line 3365 I need to fix the website that it would be shown

    PHP
    €136 (Avg Bid)
    €136 Offre moyenne
    27 offres
    Trophy icon Explanation of VHDL code S'est terminé left

    I have a VHDL code.. I need someone to explain that code in detail to me.. what stuff it is doing on board..

    €9 (Avg Bid)
    Garanti
    €9
    0 propositions
    Project for Ahmed M. -- 6 S'est terminé left

    Hi Ahmed M., Write VHDL code for frequency comparison on threshold base after the FFT_64 block in my code, the threshold will be defined by user through VIO or uart. The results should be verified on ILA in Hz. Also comment every line of code.

    €44 / hr (Avg Bid)
    €44 / hr Offre moyenne
    1 offres

    ...snowboarding, yoga, wine tasting, ... As we're now working to switch to the JAM stack, these are the micro-services we consider using => PRESENTATION LAYER: UI Design: Framer X, Sketch, Figma, InVision JS Framework: React SSG: Gatsby UI Dev/Management: Storybook for React, Chromaticqa: Visual Testing for React GIT: GitHub, BitBucket (Import a

    €491 (Avg Bid)
    €491 Offre moyenne
    23 offres

    Initial Milestone : Write VHDL code for frequency comparison on threshold base after the FFT_64 block in my code, the threshold will be defined by user through VIO or uart. The results should be verif on ILA

    €154 (Avg Bid)
    €154 Offre moyenne
    1 offres
    Framer X to React Native S'est terminé left

    I have app design created in framer x. I need these app views converted to react native app. Design only in react native.

    €171 (Avg Bid)
    €171 Offre moyenne
    19 offres
    Project for Ahmed M. S'est terminé left

    Hi Ahmed M., I noticed your profile and would like to offer you my project. We can discuss any details over chat. I'm a friend of Alessandro that contact you for a mini ...Ahmed M., I noticed your profile and would like to offer you my project. We can discuss any details over chat. I'm a friend of Alessandro that contact you for a mini project of VHDL

    €50 (Avg Bid)
    €50 Offre moyenne
    1 offres
    Vhdl UART communication code S'est terminé left

    Hello That I want is a basic uart communication with fifo buffer I have a small code ready At last I want a small call for explain

    €49 (Avg Bid)
    €49 Offre moyenne
    4 offres
    SPI Master S'est terminé left

    I want SPI master in VHDL for writing and reading from flash IS25WP032

    €164 (Avg Bid)
    €164 Offre moyenne
    15 offres
    NVIDIA GPU Acceleration. S'est terminé left

    I need to generate a code from C++ to VHDL Using GPU.

    €165 (Avg Bid)
    €165 Offre moyenne
    7 offres
    VHDL FPGA Project S'est terminé left

    This Project focuses on the use of VHDL language to describe a simple design and to verify its correct operation through test benches and simulations. The implementation on a specific FPGA has to allow also to obtain additional information of consumption, frequency of operation, etc. In short, it is a matter of following a design process as close to

    €652 (Avg Bid)
    €652 Offre moyenne
    6 offres
    Vhdl project S'est terminé left

    It is a cluster related vhdl project.

    €249 (Avg Bid)
    €249 Offre moyenne
    13 offres

    VHDL implemented in altera de2 board

    €295 (Avg Bid)
    €295 Offre moyenne
    5 offres

    Our group wants to implement a game using altera de2 cyclone ii board. Please see the attached file for the details of the game to be implemented.

    €69 (Avg Bid)
    €69 Offre moyenne
    3 offres

    A very simple processor is designed, need to write vhdl codes(few components already written) for it and implement the microprogrammed Control unit.

    €22 (Avg Bid)
    €22 Offre moyenne
    4 offres

    6 Vhdl questions to solve

    €9 (Avg Bid)
    €9 Offre moyenne
    1 offres
    Anyone expert in vhdl S'est terminé left

    Vhdl is needed

    €24 (Avg Bid)
    €24 Offre moyenne
    6 offres

    VHDL, LTE,WiMAX,Bluetooth,RF,FPGA

    €18 / hr (Avg Bid)
    €18 / hr Offre moyenne
    3 offres

    I would like a VHDL code that reads 3 txt file and produces 3 txt file. The inputs text files produced by Matlab in binary. please see the attachment for the code I attempted to do but it not working, and text​ input files.

    €62 (Avg Bid)
    €62 Offre moyenne
    12 offres

    ...with 32 bit instructions and 16 bit data, to be implemented using VHDL. In case of any doubts kindly contact to clarify requirements before making offers. Expectations: - seeking sincere and diligent freelancers. - good understanding and practical experience with digital design using VHDL. - use of Vivado Design Suite (Webpack 2017.4) - aligned and meaningfully

    €279 (Avg Bid)
    €279 Offre moyenne
    11 offres

    Implement the Zen Protocol in the FPGA and update the Mining App

    €1073 (Avg Bid)
    €1073 Offre moyenne
    3 offres

    using VHDL: It’s a simple game of ping pong but only one line using the LED lights. the light will go backward and forward, the player needs to click on control at the edge of last two LED to flip the direction of the LED lights, it will start slow and it will speed up as you play, and the seven segment display will display how many time you hit the

    €12 / hr (Avg Bid)
    €12 / hr Offre moyenne
    2 offres
    Diseño FPGAs en VHDL S'est terminé left

    Proyecto enfocado al diseño VHDL sobre FPGAS. Desarrollo de código y de bancos de pruebas, verificación del funcionamiento y resolución de algunas cuestiones. Tiene que estar terminado para el día 17 de diciembre. Se adjunta toda la descripción de lo que hay que hacer, así como unas plantillas para las soluciones y algunos bancos de pruebas...

    €29 (Avg Bid)
    €29 Offre moyenne
    1 offres
    VHDL questions S'est terminé left

    I have some VHDL questions which I nedd to be solved .

    €16 (Avg Bid)
    €16 Offre moyenne
    5 offres
    Framer X designer S'est terminé left

    I need a UI/UX designer to create prototypes for my website using Framer X. Let me know your experience with Framer X

    €118 (Avg Bid)
    €118 Offre moyenne
    9 offres
    UI/UX Designer. S'est terminé left

    I need a UI/UX designer to create prototypes for my website using Framer X. Let me know your experience with Framer X

    €123 (Avg Bid)
    €123 Offre moyenne
    8 offres

    Its a small assignment. If you are an expert and have worked on it before. text me

    €113 (Avg Bid)
    €113 Offre moyenne
    9 offres

    ...minimum resource filter bank in VHDL in the simplest possible way. It can be done on HDL designer or Simulink VIVADO Signal Generator. * Create a word file with short explanations how VHDL model works and add guidelines what algorithm was used to implement DFT. * Do a bit-true simulation in order to confirm that VHDL model works the same as the Simulink

    €208 (Avg Bid)
    €208 Offre moyenne
    9 offres
    PLL in VHDL S'est terminé left

    Add in our Design a PLL for variable clock speed

    €152 (Avg Bid)
    €152 Offre moyenne
    12 offres

    The main aim of the project is to design and simulate a Blackjack game model using VHDL and demonstrate it using Alter Cyclone V SoC. The inputs are taken from the player using the switches and push buttons while the output is displayed on the 7-segment display of the FPGA.

    €327 (Avg Bid)
    À la une
    €327 Offre moyenne
    3 offres

    VHDL code for "64-Bit Radix-16 Booth Multiplier Based On Partial Product Array Height Reduction project"

    €164 (Avg Bid)
    €164 Offre moyenne
    5 offres