E1 framer vhdlemplois

Filtrer

Mes recherches récentes
Filtrer par :
Budget
à
à
à
Type
Compétences
Langues
    État du travail
    2,603 e1 framer vhdl travaux trouvés au tarif de EUR

    écrire un code vhdl , pour DE0 nano , permettant de lire la température a partir d'une entrée analogique avec un LM19 et en sortie il faut emmètre des son avec un buzzer ( différent fréquence en fonction de la température )

    €32 (Avg Bid)
    €32 Offre moyenne
    2 offres

    Nous avons la possibilité de produire des ASIC en quantité, nous avons une usine en chine, et nous voulons joindre la vague des miner de crypto monnaie .. Nous recherchons un passionné qui saura designer l'ASIC pour miner différente monnaie etc .. Merci

    €5159 (Avg Bid)
    €5159 Offre moyenne
    1 offres

    je suis suposé faire un projet en VHDL de A jusqu'à Z , je manipule bien le logiciel je peux decrire aussi que simuler et implémenter sur une carte FRGA , mais je me crois pas au niveau pour bien choisir un sujet ( je suis débutant , je connais pastrop sur ce que peut faire ce merveilleux logiciel ) aussi que faire l'architecture globale du projet

    €134 (Avg Bid)
    €134 Offre moyenne
    3 offres

    Need to update VHDL and C-Code for change the communication from PCI-e to USB. The target is a Xilinx FPGA

    €496 (Avg Bid)
    €496 Offre moyenne
    3 offres

    The project is described in the uploaded file, however one can alter the project as long as keeping the equipments and the goal of the project intact

    €100 (Avg Bid)
    €100 Offre moyenne
    4 offres

    Hello i have a code of piano synthesizer using VHDL (vivado) and i want to understand it and fix it ... can you help me ?

    €11 / hr (Avg Bid)
    €11 / hr Offre moyenne
    1 offres

    ...ability to extract and critically evaluate data for an unfamiliar digital design problem.‎ • The application of appropriate design methods to the VHDL design.‎ • The selection appropriate analysis tools, VHDL model abstraction levels and simulation test vectors.‎ • Ability to implement your design solution on a commercially available digital Computer

    €49 (Avg Bid)
    €49 Offre moyenne
    7 offres
    Trophy icon Design Flyer in 24 hrs 1 jour left

    ...please ensure its of a nice size to post on social media especially instagram. details to include: Saturday 10th November 2018 at Track & Records 94 Middlesex St, London E1 7EZ Music Policy: RnB, Hip Hop, Dancehall, Reggae, Trap, Afrobeats, Garage & House Use T&R maybe as background Image or use the image in there some where. use my attachments

    €28 (Avg Bid)
    Garanti
    €28
    54 propositions

    ...some help on certain transactions a feature to build within our Framer X prototype. Therefore we are looking for a REACT developer familiar with the capabilities of Framer X to support us. We would consider an arrangement about 1 - 3 months one day a week. Requirements: - Knowing Framer X or keen to learn it - Min. 2-year experience of REACT development

    €17 / hr (Avg Bid)
    €17 / hr Offre moyenne
    18 offres

    ...already have this you can modify that but I need the code running on FPGA board after I download it to it. Description: You have to create the VHDL model for the 4-bit multiplier. You must also synthesize the VHDL model, download to FPGA and test your multiplier on the FPGA board. Use a push button on the DE10-Lite FPGA to provide the clk input to the

    €36 (Avg Bid)
    €36 Offre moyenne
    12 offres
    Construction S'est terminé left

    I need help with Sketchup. I need someone to be able to add the framer plug in to my file and also be able to come up with a list of materials needed for the construction project.

    €326 (Avg Bid)
    €326 Offre moyenne
    33 offres
    Make next address Block S'est terminé left

    You have to build an address block using VHDL

    €42 (Avg Bid)
    €42 Offre moyenne
    5 offres

    hello, I have this project where I need to read from files and print the output in one file. I provided a very similar code , that can be modify and Matlab code to generate input files.

    €67 (Avg Bid)
    €67 Offre moyenne
    4 offres

    To stimulate a project-based evaluation approach using VHDL and write a report. More information is contained in the file. Projects need to be written in VHDL and run a simulation for the program using a board. I will need the VHDL code and simulation for the timing diagram.

    €35 (Avg Bid)
    €35 Offre moyenne
    3 offres
    AXI FULL FIFO debug S'est terminé left

    I created this project and fini...created this project and finished the entire code ,but for some reason it is not giving me the correct outputs.I would like help to fix the issue by editing my code. using VHDL in vivado I was able to create successful circular cordic. but when I made my AXI full and run it in SDK, it did not give me the right answer

    €26 (Avg Bid)
    €26 Offre moyenne
    7 offres

    A task compromising of Counter, clock divider, clock enable (CE), and seven-segment display using VHDL and Xinlinx Vivado. Further details will be provided. Deadline 3 days.

    €28 (Avg Bid)
    €28 Offre moyenne
    2 offres

    ...ability to extract and critically evaluate data for an unfamiliar digital design problem.  The application of appropriate design methods to the VHDL design.  The selection appropriate analysis tools, VHDL model abstraction levels and simulation test vectors.  Ability to implement your design solution on a commercially available digital Computer Aided

    €65 (Avg Bid)
    €65 Offre moyenne
    5 offres
    dual four to one multpliexer S'est terminé left

    am a master student, studying embbeded microelectronic and wireless systems, i need a vhdl code for dual_4_1 multiplexer, for structure, behaviour and dataflow if possiblr. thank you

    €19 (Avg Bid)
    €19 Offre moyenne
    15 offres
    Yet another blinking core S'est terminé left

    This is a vhdl and C++ project. requires knowledge of both VHDL and C++

    €18 / hr (Avg Bid)
    €18 / hr Offre moyenne
    14 offres

    I need someone to help me repair this COUNTIF formula =IF(COUNTIF($E$1:$E$13300,E1)=1,"Unique",COUNTIF($E$1:$E$13300,E1)) Here also is a video which shows the difficulty that I am experiencing. [se connecter pour voir l'URL] Assistance is greatly appreciated. I will pay $4 for full completion of this task. The solution must work in my existing

    €4 / hr (Avg Bid)
    €4 / hr Offre moyenne
    7 offres
    VHDL expert needed -- 2 S'est terminé left

    Expert on VHDL needed to integrate custome VHDL system in Vivado. He is also expected to create a custome SDK app that can handle this custom peripheral. Please bid if you can do. Due in 36 hours

    €22 (Avg Bid)
    €22 Offre moyenne
    3 offres
    VHDL expert needed S'est terminé left

    Expert on VHDL needed to integrate custome VHDL system in Vivado. He is also expected to create a custome SDK app that can handle this custom peripheral. Please bid if you can do

    €22 (Avg Bid)
    €22 Offre moyenne
    4 offres
    Project for Loi L. S'est terminé left

    ...- language : VHDL - IDE : Quartus Prime Lite Edition - Simulations with ModelSim - mini-project : 0) implement a 1680x1050-60Hz mode VGA controller (operating @ 143Hz pixel clock via PLL) 1) store 280x280 8byte/pixel image to on-chip memory (M9k blocks) 2) read image from on-chip memory (using Altera/Intel's RAM-1Port vhdl IP) 3) output

    €44 / hr (Avg Bid)
    €44 / hr Offre moyenne
    1 offres

    i have attached the document below. And i need this on 21st of october.

    €106 (Avg Bid)
    €106 Offre moyenne
    7 offres

    ...have to be ported to VHDL and be integrated before programming the Xilinx V6 FPGA on the transmitter. Complete hardware and many of the software blocks in VHDL are already built by our team. The requirement is urgent. Entire work to be completed in 2 - 3 weeks. Any freelancer with experience in integrating system level codes in VHDL, basics of digital

    €763 (Avg Bid)
    Local
    €763 Offre moyenne
    11 offres

    Need an expert in xilinx vivado Projects are based on digital systems on topics such as Multiplexers Flip flops registers Counters Clock dividers Please contact for project instructions and further details

    €119 (Avg Bid)
    €119 Offre moyenne
    9 offres

    Snake Game : 1.) Should run on Altera DE2 Board or on basy3 . 2.) Should Support VGA. 3.)Needed in a 3 days. skills:- verilog software:vivado i need this project in verilog ...: 1.) Should run on Altera DE2 Board or on basy3 . 2.) Should Support VGA. 3.)Needed in a 3 days. skills:- verilog software:vivado i need this project in verilog and not in VHDL

    €69 (Avg Bid)
    €69 Offre moyenne
    5 offres

    I have a matrix with rows being the combinations and columns being the players. I want to compare the combinations for example [A1,B1,C1,D1,E1] & [A2,B1,C1,D1,E1]&[A3,B1,C1,D1,E1]&[A4,B1,C1,D1,E1] in short I need to find the greater value between A1,A2,A3,A4.

    €22 (Avg Bid)
    €22 Offre moyenne
    25 offres

    I would like to discuss with freelancers having strong expertise in programming languages like VHDL, Verilog, Matlab, embedded C Please reach out to me. Engineering B.Tech. is must

    €14 / hr (Avg Bid)
    €14 / hr Offre moyenne
    30 offres

    ...Ohana and Gtruck app Here is the link: [se connecter pour voir l'URL] [se connecter pour voir l'URL] [se connecter pour voir l'URL] [se connecter pour voir l'URL] Deadline: 1 month

    €616 (Avg Bid)
    €616 Offre moyenne
    81 offres
    Custom Mobile App UI Design S'est terminé left

    ...messages can then be shared with one or more users on the platform. I expect this app will consist of 10-15 screens. I would like for you to use either Invision Studio OR Framer when designing the app... starting with wireframes and then, once approved, complete the graphical UI. The design should be responsive and scalable from mobile phones to tablets

    €186 (Avg Bid)
    €186 Offre moyenne
    38 offres

    Any encryption code (AES/RSA) written in VHDL/Verilog in Quartus II for fpga board stratix IV. Please contact for more details.

    €29 (Avg Bid)
    €29 Offre moyenne
    3 offres

    risc processor design and test, more detail I will provide on chat

    €96 (Avg Bid)
    €96 Offre moyenne
    16 offres

    Create a custom SPI master controller with single, dual, and QUAD operation modes in VHDL for a MAX V CPLD.

    €346 (Avg Bid)
    €346 Offre moyenne
    9 offres

    This is pavan. I am from the VLSI industry. I need a technical writer to explain 3 subjects(digital electronics, Verilog, and VHDL).

    €110 (Avg Bid)
    €110 Offre moyenne
    17 offres
    VBA and Excel S'est terminé left

    Hi, I need someone to help with the ...being used. [se connecter pour voir l'URL] For example, for the English Championship, note the the the fixtures have a code in column A of the fixtures csv file of E1 Please let me know if you will be able to do this, while keeping the integrity and performance of the spreadsheet in tact. Thanks

    €25 (Avg Bid)
    €25 Offre moyenne
    14 offres

    The aim of the project is to design a BIST controller to insert and detect the faults (defect) like Read ...disturbance, Erase disturbance, Program disturbance, SAF, TF, ADF, CFs, TF, NPSF, Retention fault in FLASH memory by using BIST algorithm like March algorithm using verilog or VHDL in Xilinx or Modelsim. Need Simulation waveforms for the same.

    €363 (Avg Bid)
    €363 Offre moyenne
    2 offres
    Vhdl LCD finctional S'est terminé left

    In ready projekt on vhdl (tic tac toe game) I need to add state od the gamę on LCD [se connecter pour voir l'URL]

    €28 (Avg Bid)
    €28 Offre moyenne
    5 offres
    Trophy icon Logo design for auto dealership S'est terminé left

    Logo must contain words Elite Auto Sales. Would like a circle symbol with the words E1 in the center. Colors black, teal, and blue. Looking for clean design that will catch your attention.

    €18 (Avg Bid)
    €18
    77 propositions
    Write VHDL Code in Zedboard S'est terminé left

    I need to write a VHDL code for transfer data from 2 zedboard using ethernet without using a zynq-processor

    €184 (Avg Bid)
    €184 Offre moyenne
    12 offres

    I have a short project to do for an Altera 5M160Z CPLD (160 LE). This board has a 16-bit bus from a MCU and 8 control lines and output to a 10-pin port. What I need is a VHDL project (Quartus) that will implement a custom full duplex parallel to serial design. Development using simulation is fine.

    €16 / hr (Avg Bid)
    €16 / hr Offre moyenne
    10 offres

    add memory protection into the operating system, This project needs both hardware and software knowledge, you will be creating / implementing OS functions on the PicoBla...hardware and software knowledge, you will be creating / implementing OS functions on the PicoBlaze, programming in assembler. You may also need to modify the hardware using VHDL.

    €460 (Avg Bid)
    €460 Offre moyenne
    10 offres

    Hello guys I will need these simple tasks for $10USD the deadline is today 8 September. Description In C language, i will need embedded a median filter that I need to pass after a FPGA microblaze with image data (128x128) (with and without cache memory). I would like comments on the code and the new resulting image as deliverables. I attach the image table in the files section. Thank you a lot...

    €98 (Avg Bid)
    €98 Offre moyenne
    1 offres
    2 simple C and VHDL tasks! S'est terminé left

    Hello guys I...cache memory). I would comments on the code and the resulting image as deliverables. 2) I need just a divider in vhdl language to pass through and confirm with numbers that it works. Again comments on the code please. P.S.: 8 by 8 vhdl integer divider I attach the image table in the files section. Thank you a lot for your bidding :)

    €22 (Avg Bid)
    €22 Offre moyenne
    2 offres
    2 simple C and VHDL tasks S'est terminé left

    Hello guys I will ...language, i will need embedded a median filter that I need to pass after a FPGA microblaze with image data (128x128) (with and without cache memory) 2) I need just a divider in vhdl language to pass through and confirm with numbers that it works I attach the image table in the files section. Thank you a lot for your bidding :)

    €25 (Avg Bid)
    €25 Offre moyenne
    3 offres
    VHDL help - Long Term S'est terminé left

    I need help with the structural in Xilinx. I will give you full details. Regards

    €21 (Avg Bid)
    €21 Offre moyenne
    23 offres

    ...looking for Electrical & Electronics engineer Mechanical Engineer Civil Engineer Engineers should be expert in following fields Arduino Matlab Raspberry Pi FPGA Verilog/VHDL Python PCB Design (Eagle/Altium) Solidworks AutoCAD if you are expert in any of above mentioned fields then you can place a bid. We will prefer fresh Freelancers but having

    €34 (Avg Bid)
    €34 Offre moyenne
    110 offres

    Hi, my name is Paride, nice to meet you. i have got your conctact from Alessandro, a classmate. I am working on a easy Vhdl project, i already wrote all the code, the simolulation is working, but i need your help for two fast tasks: • I need to assign the pins on my FPGA, i can't find the correct pin of 2 serial signals. • i need you to check if the

    €51 (Avg Bid)
    €51 Offre moyenne
    1 offres
    ADC - VHDL Implement S'est terminé left

    Implement an AD2949 IC input block and some more

    €469 (Avg Bid)
    €469 Offre moyenne
    11 offres
    Update WP based website - 2 S'est terminé left

    Project details 1. Update the WordPress version to the latest version 2. Update all the outdate WP plugins 3. Make sur e1 and 2 above cab be done in a compatible manner, so all the plugins will work fine. 4. Identify and recommend any other updates to be done to the website 5. Make sure all the plugins are functional and provide a test report 6. Install

    €42 (Avg Bid)
    €42 Offre moyenne
    34 offres